� �� �8� ( ���'ti,omap3-evm-37xxti,omap3630ti,omap3 +7TI OMAP37XX EVM (TMDSEVM3730)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000 {/displaycpus+cpu@0arm,cortex-a8�cpu���cpu��������pmu@54000000arm,cortex-a8-pmu�T��debugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� + l3_mainl4@48000000ti,omap3-l4-coresimple-bus+  Hscm@2000ti,omap3-scmsimple-bus� +  pinmux@30 ti,omap3-padconfpinctrl-single�08+"3Hf��default���pinmux_twl4030_pins��A��pinmux_dss_dpi_pins2������������������������� pinmux_mmc1_pinsP� "$&��pinmux_mmc2_pinsP�(*,.02468:��pinmux_uart3_pins�nAp��pinmux_ehci_port_select_pins���pinmux_hsusb2_pins0�� � � � � � �pinmux_wl12xx_gpio�PN�pinmux_smsc911x_pins���scm_conf@270sysconsimple-bus�p0+  p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock� �h� mcbsp5_fck�ti,composite-clock� ��mcbsp1_mux_fck@4�ti,composite-mux-clock� ��mcbsp1_fck�ti,composite-clock� ��mcbsp2_mux_fck@4�ti,composite-mux-clock� ��mcbsp2_fck�ti,composite-clock���mcbsp3_mux_fck@68�ti,composite-mux-clock� �h�mcbsp3_fck�ti,composite-clock���mcbsp4_mux_fck@68�ti,composite-mux-clock� �h�mcbsp4_fck�ti,composite-clock���clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+"3Hf�pinmux_twl4030_vpins ���pinmux_dss_dpi_pins10�  � target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `Lrevsyscsyss &4��ick+  H ` aes1@0 ti,omap3-aes�P�A  Ftxrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PLrevsyscsyss &4��ick+  H P aes2@0 ti,omap3-aes�P�AABFtxrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clockPY�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock�`�pk�$sys_clkout1@d70�ti,gate-clock�� pdpll3_x2_ck�fixed-factor-clock� ��dpll3_m2x2_ck�fixed-factor-clock�!���#dpll4_x2_ck�fixed-factor-clock�"��corex2_fck�fixed-factor-clock�#���%wkup_l4_ick�fixed-factor-clock�$���Tcorex2_d3_fck�fixed-factor-clock�%����corex2_d5_fck�fixed-factor-clock�%����clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clockPomap_32k_fck� fixed-clockP��Fvirt_12m_ck� fixed-clockP��virt_13m_ck� fixed-clockP�]@�virt_19200000_ck� fixed-clockP$��virt_26000000_ck� fixed-clockP����virt_38_4m_ck� fixed-clockPI��dpll4_ck@d00�ti,omap3-dpll-per-j-type-clock�$$� D 0�"dpll4_m2_ck@d48�ti,divider-clock�"`?� Hk�&dpll4_m2x2_mul_ck�fixed-factor-clock�&���'dpll4_m2x2_ck@d00�ti,hsdiv-gate-clock�'� ��(omap_96m_alwon_fck�fixed-factor-clock�(���/dpll3_ck@d00�ti,omap3-dpll-core-clock�$$� @ 0� dpll3_m3_ck@1140�ti,divider-clock� `�@k�)dpll3_m3x2_mul_ck�fixed-factor-clock�)���*dpll3_m3x2_ck@d00�ti,hsdiv-gate-clock�* � ��+emu_core_alwon_ck�fixed-factor-clock�+���hsys_altclk� fixed-clockP�4mcbsp_clks� fixed-clockP� dpll3_m2_ck@d40�ti,divider-clock� `� @k�!core_ck�fixed-factor-clock�!���,dpll1_fck@940�ti,divider-clock�,`� @k�-dpll1_ck@904�ti,omap3-dpll-clock�$-�  $ @ 4�dpll1_x2_ck�fixed-factor-clock����.dpll1_x2m2_ck@944�ti,divider-clock�.`� Dk�Bcm_96m_fck�fixed-factor-clock�/���0omap_96m_fck@d40� ti,mux-clock�0$� @�Kdpll4_m3_ck@e40�ti,divider-clock�"` �@k�1dpll4_m3x2_mul_ck�fixed-factor-clock�1���2dpll4_m3x2_ck@d00�ti,hsdiv-gate-clock�2� ��3omap_54m_fck@d40� ti,mux-clock�34� @�>cm_96m_d2_fck�fixed-factor-clock�0���5omap_48m_fck@d40� ti,mux-clock�54� @�6omap_12m_fck�fixed-factor-clock�6���Mdpll4_m4_ck@e40�ti,divider-clock�"`�@k�7dpll4_m4x2_mul_ck�ti,fixed-factor-clock�7����8dpll4_m4x2_ck@d00�ti,gate-clock�8� ����dpll4_m5_ck@f40�ti,divider-clock�"`?�@k�9dpll4_m5x2_mul_ck�ti,fixed-factor-clock�9����:dpll4_m5x2_ck@d00�ti,hsdiv-gate-clock�:� ���pdpll4_m6_ck@1140�ti,divider-clock�"`?�@k�;dpll4_m6x2_mul_ck�fixed-factor-clock�;���<dpll4_m6x2_ck@d00�ti,hsdiv-gate-clock�<� ��=emu_per_alwon_ck�fixed-factor-clock�=���iclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�,� p�?clkout2_src_mux_ck@d70�ti,composite-mux-clock�,$0>� p�@clkout2_src_ck�ti,composite-clock�?@�Asys_clkout2@d70�ti,divider-clock�A`@� p�mpu_ck�fixed-factor-clock�B���Carm_fck@924�ti,divider-clock�C� $`emu_mpu_alwon_ck�fixed-factor-clock�C���jl3_ick@a40�ti,divider-clock�,`� @k�Dl4_ick@a40�ti,divider-clock�D`� @k�Erm_ick@c40�ti,divider-clock�E`� @kgpt10_gate_fck@a00�ti,composite-gate-clock�$ � �Ggpt10_mux_fck@a40�ti,composite-mux-clock�F$� @�Hgpt10_fck�ti,composite-clock�GHgpt11_gate_fck@a00�ti,composite-gate-clock�$ � �Igpt11_mux_fck@a40�ti,composite-mux-clock�F$� @�Jgpt11_fck�ti,composite-clock�IJcore_96m_fck�fixed-factor-clock�K��� mmchs2_fck@a00�ti,wait-gate-clock� � ��mmchs1_fck@a00�ti,wait-gate-clock� � ��i2c3_fck@a00�ti,wait-gate-clock� � ��i2c2_fck@a00�ti,wait-gate-clock� � ��i2c1_fck@a00�ti,wait-gate-clock� � ��mcbsp5_gate_fck@a00�ti,composite-gate-clock�  � � mcbsp1_gate_fck@a00�ti,composite-gate-clock�  � � core_48m_fck�fixed-factor-clock�6���Lmcspi4_fck@a00�ti,wait-gate-clock�L� ��mcspi3_fck@a00�ti,wait-gate-clock�L� ��mcspi2_fck@a00�ti,wait-gate-clock�L� ��mcspi1_fck@a00�ti,wait-gate-clock�L� ��uart2_fck@a00�ti,wait-gate-clock�L� ��uart1_fck@a00�ti,wait-gate-clock�L�  ��core_12m_fck�fixed-factor-clock�M���Nhdq_fck@a00�ti,wait-gate-clock�N� ��core_l3_ick�fixed-factor-clock�D���Osdrc_ick@a10�ti,wait-gate-clock�O� ��gpmc_fck�fixed-factor-clock�O��core_l4_ick�fixed-factor-clock�E���Pmmchs2_ick@a10�ti,omap3-interface-clock�P� ��mmchs1_ick@a10�ti,omap3-interface-clock�P� ��hdq_ick@a10�ti,omap3-interface-clock�P� ��mcspi4_ick@a10�ti,omap3-interface-clock�P� ��mcspi3_ick@a10�ti,omap3-interface-clock�P� ��mcspi2_ick@a10�ti,omap3-interface-clock�P� ��mcspi1_ick@a10�ti,omap3-interface-clock�P� ��i2c3_ick@a10�ti,omap3-interface-clock�P� ��i2c2_ick@a10�ti,omap3-interface-clock�P� ��i2c1_ick@a10�ti,omap3-interface-clock�P� ��uart2_ick@a10�ti,omap3-interface-clock�P� ��uart1_ick@a10�ti,omap3-interface-clock�P�  ��gpt11_ick@a10�ti,omap3-interface-clock�P�  ��gpt10_ick@a10�ti,omap3-interface-clock�P�  ��mcbsp5_ick@a10�ti,omap3-interface-clock�P�  ��mcbsp1_ick@a10�ti,omap3-interface-clock�P�  ��omapctrl_ick@a10�ti,omap3-interface-clock�P� ��dss_tv_fck@e00�ti,gate-clock�>���dss_96m_fck@e00�ti,gate-clock�K���dss2_alwon_fck@e00�ti,gate-clock�$���dummy_ck� fixed-clockPgpt1_gate_fck@c00�ti,composite-gate-clock�$� �Qgpt1_mux_fck@c40�ti,composite-mux-clock�F$� @�Rgpt1_fck�ti,composite-clock�QR�aes2_ick@a10�ti,omap3-interface-clock�P� �wkup_32k_fck�fixed-factor-clock�F���Sgpio1_dbck@c00�ti,gate-clock�S� ��sha12_ick@a10�ti,omap3-interface-clock�P� ��wdt2_fck@c00�ti,wait-gate-clock�S� ��wdt2_ick@c10�ti,omap3-interface-clock�T� ��wdt1_ick@c10�ti,omap3-interface-clock�T� ��gpio1_ick@c10�ti,omap3-interface-clock�T� ��omap_32ksync_ick@c10�ti,omap3-interface-clock�T� ��gpt12_ick@c10�ti,omap3-interface-clock�T� ��gpt1_ick@c10�ti,omap3-interface-clock�T� ��per_96m_fck�fixed-factor-clock�/���per_48m_fck�fixed-factor-clock�6���Uuart3_fck@1000�ti,wait-gate-clock�U� ��gpt2_gate_fck@1000�ti,composite-gate-clock�$��Vgpt2_mux_fck@1040�ti,composite-mux-clock�F$�@�Wgpt2_fck�ti,composite-clock�VW�gpt3_gate_fck@1000�ti,composite-gate-clock�$��Xgpt3_mux_fck@1040�ti,composite-mux-clock�F$�@�Ygpt3_fck�ti,composite-clock�XYgpt4_gate_fck@1000�ti,composite-gate-clock�$��Zgpt4_mux_fck@1040�ti,composite-mux-clock�F$�@�[gpt4_fck�ti,composite-clock�Z[gpt5_gate_fck@1000�ti,composite-gate-clock�$��\gpt5_mux_fck@1040�ti,composite-mux-clock�F$�@�]gpt5_fck�ti,composite-clock�\]gpt6_gate_fck@1000�ti,composite-gate-clock�$��^gpt6_mux_fck@1040�ti,composite-mux-clock�F$�@�_gpt6_fck�ti,composite-clock�^_gpt7_gate_fck@1000�ti,composite-gate-clock�$��`gpt7_mux_fck@1040�ti,composite-mux-clock�F$�@�agpt7_fck�ti,composite-clock�`agpt8_gate_fck@1000�ti,composite-gate-clock�$ ��bgpt8_mux_fck@1040�ti,composite-mux-clock�F$�@�cgpt8_fck�ti,composite-clock�bcgpt9_gate_fck@1000�ti,composite-gate-clock�$ ��dgpt9_mux_fck@1040�ti,composite-mux-clock�F$�@�egpt9_fck�ti,composite-clock�deper_32k_alwon_fck�fixed-factor-clock�F���fgpio6_dbck@1000�ti,gate-clock�f���gpio5_dbck@1000�ti,gate-clock�f���gpio4_dbck@1000�ti,gate-clock�f���gpio3_dbck@1000�ti,gate-clock�f���gpio2_dbck@1000�ti,gate-clock�f� ��wdt3_fck@1000�ti,wait-gate-clock�f� ��per_l4_ick�fixed-factor-clock�E���ggpio6_ick@1010�ti,omap3-interface-clock�g���gpio5_ick@1010�ti,omap3-interface-clock�g���gpio4_ick@1010�ti,omap3-interface-clock�g���gpio3_ick@1010�ti,omap3-interface-clock�g���gpio2_ick@1010�ti,omap3-interface-clock�g� ��wdt3_ick@1010�ti,omap3-interface-clock�g� ��uart3_ick@1010�ti,omap3-interface-clock�g� ��uart4_ick@1010�ti,omap3-interface-clock�g���gpt9_ick@1010�ti,omap3-interface-clock�g� ��gpt8_ick@1010�ti,omap3-interface-clock�g� ��gpt7_ick@1010�ti,omap3-interface-clock�g���gpt6_ick@1010�ti,omap3-interface-clock�g���gpt5_ick@1010�ti,omap3-interface-clock�g���gpt4_ick@1010�ti,omap3-interface-clock�g���gpt3_ick@1010�ti,omap3-interface-clock�g���gpt2_ick@1010�ti,omap3-interface-clock�g���mcbsp2_ick@1010�ti,omap3-interface-clock�g���mcbsp3_ick@1010�ti,omap3-interface-clock�g���mcbsp4_ick@1010�ti,omap3-interface-clock�g���mcbsp2_gate_fck@1000�ti,composite-gate-clock� ��mcbsp3_gate_fck@1000�ti,composite-gate-clock� ��mcbsp4_gate_fck@1000�ti,composite-gate-clock� ��emu_src_mux_ck@1140� ti,mux-clock�$hij�@�kemu_src_ck�ti,clkdm-gate-clock�k�lpclk_fck@1140�ti,divider-clock�l`�@kpclkx2_fck@1140�ti,divider-clock�l`�@katclk_fck@1140�ti,divider-clock�l`�@ktraceclk_src_fck@1140� ti,mux-clock�$hij�@�mtraceclk_fck@1140�ti,divider-clock�m `�@ksecure_32k_fck� fixed-clockP��ngpt12_fck�fixed-factor-clock�n���wdt1_fck�fixed-factor-clock�n��security_l4_ick2�fixed-factor-clock�E���oaes1_ick@a14�ti,omap3-interface-clock�o� �rng_ick@a14�ti,omap3-interface-clock�o� ��sha11_ick@a14�ti,omap3-interface-clock�o� des1_ick@a14�ti,omap3-interface-clock�o� cam_mclk@f00�ti,gate-clock�p��cam_ick@f10�!ti,omap3-no-wait-interface-clock�E���csi2_96m_fck@f00�ti,gate-clock� ���security_l3_ick�fixed-factor-clock�D���qpka_ick@a14�ti,omap3-interface-clock�q� icr_ick@a10�ti,omap3-interface-clock�P� des2_ick@a10�ti,omap3-interface-clock�P� mspro_ick@a10�ti,omap3-interface-clock�P� mailboxes_ick@a10�ti,omap3-interface-clock�P� ssi_l4_ick�fixed-factor-clock�E���xsr1_fck@c00�ti,wait-gate-clock�$� �sr2_fck@c00�ti,wait-gate-clock�$� �sr_l4_ick�fixed-factor-clock�E��dpll2_fck@40�ti,divider-clock�,`�@k�rdpll2_ck@4�ti,omap3-dpll-clock�$r�$@4� �sdpll2_m2_ck@44�ti,divider-clock�s`�Dk�tiva2_ck@0�ti,wait-gate-clock�t���modem_fck@a00�ti,omap3-interface-clock�$� ��sad2d_ick@a10�ti,omap3-interface-clock�D� ��mad2d_ick@a18�ti,omap3-interface-clock�D� ��mspro_fck@a00�ti,wait-gate-clock� � ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�%� �ussi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�%� @$�vssi_ssr_fck_3430es2�ti,composite-clock�uv�wssi_sst_fck_3430es2�fixed-factor-clock�w��� hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�O� ��ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�x� �usim_gate_fck@c00�ti,composite-gate-clock�K � ��sys_d2_ck�fixed-factor-clock�$���zomap_96m_d2_fck�fixed-factor-clock�K���{omap_96m_d4_fck�fixed-factor-clock�K���|omap_96m_d8_fck�fixed-factor-clock�K���}omap_96m_d10_fck�fixed-factor-clock�K�� �~dpll5_m2_d4_ck�fixed-factor-clock�y���dpll5_m2_d8_ck�fixed-factor-clock�y����dpll5_m2_d16_ck�fixed-factor-clock�y����dpll5_m2_d20_ck�fixed-factor-clock�y����usim_mux_fck@c40�ti,composite-mux-clock(�$z{|}~���� @k��usim_fck�ti,composite-clock���usim_ick@c10�ti,omap3-interface-clock�T�  ��dpll5_ck@d04�ti,omap3-dpll-clock�$$�  $ L 4���dpll5_m2_ck@d50�ti,divider-clock��`� Pk�ysgx_gate_fck@b00�ti,composite-gate-clock�,� ��core_d3_ck�fixed-factor-clock�,����core_d4_ck�fixed-factor-clock�,����core_d6_ck�fixed-factor-clock�,����omap_192m_alwon_fck�fixed-factor-clock�(����core_d2_ck�fixed-factor-clock�,����sgx_mux_fck@b40�ti,composite-mux-clock ����0����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�D� ��cpefuse_fck@a08�ti,gate-clock�$� ��ts_fck@a08�ti,gate-clock�F� ��usbtll_fck@a08�ti,wait-gate-clock�y� ��usbtll_ick@a18�ti,omap3-interface-clock�P� ��mmchs3_ick@a10�ti,omap3-interface-clock�P� ��mmchs3_fck@a00�ti,wait-gate-clock� � ��dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock������dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�E���usbhost_120m_fck@1400�ti,gate-clock�y���usbhost_48m_fck@1400�ti,dss-gate-clock�6���usbhost_ick@1410�ti,omap3-dss-interface-clock�E���uart4_fck@1000�ti,wait-gate-clock�U���clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain� dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl����������������������������emu_clkdmti,clockdomain�ldpll4_clkdmti,clockdomain�"wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�sd2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 revsysc&�S��fckick+  H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc3"�H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(revsyscsyss# + &4�O�ick+  H`dma-controller@0ti,omap3630-sdmati,omap-sdma�� 9D Q`�gpio@48310000ti,omap3-gpio�H1�gpio1^p�3"�gpio@49050000ti,omap3-gpio�I�gpio2p�3"en_usb2_port����enable usb2 portgpio@49052000ti,omap3-gpio�I �gpio3p�3"gpio@49054000ti,omap3-gpio�I@� gpio4p�3"gpio@49056000ti,omap3-gpio�I`�!gpio5p�3"��gpio@49058000ti,omap3-gpio�I��"gpio6p�3"��serial@4806a000ti,omap3-uart�H� �H�RA12Ftxrxuart1P�lserial@4806c000ti,omap3-uart�H��I�JA34Ftxrxuart2P�lserial@49020000ti,omap3-uart�I�J�nA56Ftxrxuart3P�l�default��i2c@48070000 ti,omap3-i2c�H��8AFtxrx+i2c1P'�@twl@48�H�  ti,twl40303"�default���rtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2�usb_1v8�w@�w@�regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� �regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0��regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@�� regulator-vsimti,twl4030-vsim�w@�-����gpioti,twl4030-gpiop�3"�en_on_board_gpio_61����en_hsusb2_clktwl4030-usbti,twl4030-usb� ��+�9B�pwmti,twl4030-pwmMpwmledti,twl4030-pwmledMpwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�Xh8{  7 Smadcti,twl4030-madc����power1ti,twl4030-power-omap3-evmti,twl4030-power-idle�i2c@48072000 ti,omap3-i2c�H ��9AFtxrx+i2c2P�i2c@48060000 ti,omap3-i2c�H��=AFtxrx+i2c3P�tvp5146@5c ti,tvp5146m2�\mailbox@48094000ti,omap3-mailboxmailbox�H @����dsp � �spi@48098000ti,omap2-mcspi�H ��A+mcspi1�@A#$%&'()* Ftx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0� ti,tsc2046�B@�$@-6�?(O�_j �� x�spi@4809a000ti,omap2-mcspi�H ��B+mcspi2� A+,-.Ftx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+mcspi3� AFtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+mcspi4�AFGFtx0rx01w@480b2000 ti,omap3-1w�H �:hdq1wmmc@4809c000ti,omap3-hsmmc�H ��Smmc1�A=>Ftxrx���S�������default��mmc@480b4000ti,omap3-hsmmc�H @�Vmmc2A/0Ftxrx�V�.�����+�default��wlcore@2 ti,wl1271����N �irqwakeup�I�mmc@480ad000ti,omap3-hsmmc�H ��^mmc3AMNFtxrx disabledmmu@480bd400ti,omap2-iommu�H ���mmu_isp�mmu@5d000000ti,omap2-iommu�]��mmu_iva disabledwdt@48314000 ti,omap3-wdt�H1@� wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@�mpu �;< �commontxrx+�mcbsp1A Ftxrx���fck disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H Drevsyscsyss&4���ick+  H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� mpusidetone�>?�commontxrxsidetone+mcbsp2mcbsp2_sidetoneA!"Ftxrx����fckick disabledmcbsp@49024000ti,omap3-mcbsp�I@�I�� mpusidetone�YZ�commontxrxsidetone+�mcbsp3mcbsp3_sidetoneAFtxrx����fckick disabledmcbsp@49026000ti,omap3-mcbsp�I`�mpu �67 �commontxrx+�mcbsp4AFtxrx���fck: disabledmcbsp@48096000ti,omap3-mcbsp�H `�mpu �QR �commontxrx+�mcbsp5AFtxrx���fck disabledsham@480c3000ti,omap3-shamsham�H 0d�1AEFrxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1�revsyscsyss' &4���fckick+  H1�K_timer@0ti,omap3430-timer����fck�%jy�Ftarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I revsyscsyss' &4���fckick+  I timer@0ti,omap3430-timer��&timer@49034000ti,omap3430-timer�I@�'timer3timer@49036000ti,omap3430-timer�I`�(timer4timer@49038000ti,omap3430-timer�I��)timer5�timer@4903a000ti,omap3430-timer�I��*timer6�timer@4903c000ti,omap3430-timer�I��+timer7�timer@4903e000ti,omap3430-timer�I��,timer8��timer@49040000ti,omap3430-timer�I�-timer9�timer@48086000ti,omap3430-timer�H`�.timer10�timer@48088000ti,omap3430-timer�H��/timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@revsyscsyss' &4���fckick+  H0@timer@0ti,omap3430-timer��_j�usbhstll@48062000 ti,usbhs-tll�H �N usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ usb_host_hs+  �ehci-phyohci@48064400ti,ohci-omap3�HD�L�ehci@48064800 ti,ehci-omap�HH�M�gpmc@6e000000ti,omap3430-gpmcgpmc�n��AFrxtx��+3"p�  0,�ethernet@gpmcsmsc,lan9221smsc,lan9115-Gao������(�-���-����$x3MKdK~������  �� ���default�nand@0,0ti,omap2-nand � � hynix,h8kds0un0mer-4em ' 6bch8 Fao,�,��"�,�(�6$@RR�(�+partition@0 WX-Loader�partition@80000 WU-Boot�partition@1c0000 WEnvironment�$partition@280000 WKernel�(Ppartition@780000 WFilesystem�x�usb_otg_hs@480ab000ti,omap3-musb�H ��\]�mcdma usb_otg_hs ] h p  y �� �usb2-phy= �2dss@48050000 ti,omap3-dss�Hokay dss_core���fck+  �  ���default�  dispc@48050400ti,omap3-dispc�H� dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� protophypll� disabled dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H disabled dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  disabled dss_venc����fcktv_dac_clkportendpoint �  ��ssi-controller@48058000 ti,omap3-ssissiokay�H�H�sysgdd�G�gdd_mpu+  �w  �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H�txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H�txrx�EFserial@49042000ti,omap3-uart�I �PAQRFtxrxuart4P�lregulator-abb-mpu ti,abb-v1 �abb_mpu_iva+�H0r�H0hbase-addressint-address ��$ � ` sO�7���pinmux@480025a0 ti,omap3-padconfpinctrl-single�H%�\+"3Hf��default�pinmux_ehci_phy_pins�JL�pinmux_hsusb2_2_pins0�PRT V X Z �isp@480bc000 ti,omap3-isp�H ��H �� #�� *�ports+bandgap@48002524�H%$ti,omap36xx-bandgap 6�target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_core�H �8sysc &��fck+  H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_iva�H �8sysc &��fck+  H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap4ti,sysc�P�P� revsysc + &���fckick+  Popp-tableoperating-points-v2-ti-cpu��opp50-300000000 L� Sssssss a���� ropp100-600000000 L#�F SO�O�O�O�O�O� a����opp130-800000000 L/� S7�7�7�7�7�7� a����opp1g-1000000000 L;�� S������ a���� ~opp_supplyti,omap-opp-supply ��thermal-zonescpu_thermal �� �� �N  �tripscpu_alert �8� ���passive�cpu_crit �_� �� �criticalcooling-mapsmap0 � ��������regulator-vddvarioregulator-fixed �vddvario��regulator-vdd33aregulator-fixed�vdd33a��hsusb2_power_regregulator-fixed �hsusb2_vbus�2Z��2Z� � p !�hsusb2_phyusb-nop-xceiv 4B�default��leds gpio-ledsledb Womap3evm::ledb � @default-onwl12xx_vmmcregulator-fixed�vwl1271�w@�w@ �� p ! V�default���backlightgpio-backlight a �regulator-lcd-3v3regulator-fixed�lcd_3v3�2Z��2Z� p ����displaysharp,ls037v7dw01 Wlcd l� y� �� 4�$ ��portendpoint �� memory@80000000�memory�� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-lowline-nameinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthnon-removablecap-power-off-cardinterrupt-namesref-clock-frequencystatus#iommu-cellsti,#tlb-entriesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-pslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modeti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicestartup-delay-usenable-active-highreset-gpioslinux,default-triggervin-supplydefault-onpower-supplyenvdd-supplyenable-gpiosmode-gpios