� ���8��( ��5isee,omap3-igep0030ti,omap3630ti,omap36xxti,omap3 +*7IGEP COM MODULE Rev. E (TI OMAP AM/DM37x)chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/mmc@480ad000g/ocp@68000000/serial@4806a000o/ocp@68000000/serial@4806c000w/ocp@68000000/serial@49020000/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8�cpu���cpu�������pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +�l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus� +  pinmux@30 ti,omap3-padconfpinctrl-single�08+ *?]�zdefault�pinmux_gpmc_pins���pinmux_uart1_pins�RL��pinmux_uart3_pins�np��pinmux_mcbsp2_pins � ��pinmux_mmc1_pins0���pinmux_mmc2_pins0�(*,.02��pinmux_i2c1_pins�����pinmux_i2c3_pins�����pinmux_twl4030_pins��A��pinmux_hsusb2_pins0�� � � � � � �pinmux_uart2_pins �<>@B��pinmux_lbee1usjyc_pins�68:��scm_conf@270sysconsimple-bus�p0+ p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock���h� mcbsp5_fck�ti,composite-clock� �mcbsp1_mux_fck@4�ti,composite-mux-clock���� mcbsp1_fck�ti,composite-clock� ��mcbsp2_mux_fck@4�ti,composite-mux-clock� ���mcbsp2_fck�ti,composite-clock���mcbsp3_mux_fck@68�ti,composite-mux-clock� �h�mcbsp3_fck�ti,composite-clock���mcbsp4_mux_fck@68�ti,composite-mux-clock� ��h�mcbsp4_fck�ti,composite-clock��clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+ *?]�pinmux_twl4030_vpins ���target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `Lrevsyscsyss +��ick+ H ` aes1@0 ti,omap3-aes�P�8  =txrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PLrevsyscsyss +��ick+ H P aes2@0 ti,omap3-aes�P�8AB=txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clockGY�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock��W�pb�"sys_clkout1@d70�ti,gate-clock�� p�dpll3_x2_ck�fixed-factor-clock�y�dpll3_m2x2_ck�fixed-factor-clock�y��!dpll4_x2_ck�fixed-factor-clock� y�corex2_fck�fixed-factor-clock�!y��#wkup_l4_ick�fixed-factor-clock�"y��Rcorex2_d3_fck�fixed-factor-clock�#y���corex2_d5_fck�fixed-factor-clock�#y���clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clockGomap_32k_fck� fixed-clockG��Dvirt_12m_ck� fixed-clockG��virt_13m_ck� fixed-clockG�]@�virt_19200000_ck� fixed-clockG$��virt_26000000_ck� fixed-clockG����virt_38_4m_ck� fixed-clockGI��dpll4_ck@d00�ti,omap3-dpll-per-j-type-clock�""� D 0� dpll4_m2_ck@d48�ti,divider-clock� W?� Hb�$dpll4_m2x2_mul_ck�fixed-factor-clock�$y��%dpll4_m2x2_ck@d00�ti,hsdiv-gate-clock�%�� ��&omap_96m_alwon_fck�fixed-factor-clock�&y��-dpll3_ck@d00�ti,omap3-dpll-core-clock�""� @ 0�dpll3_m3_ck@1140�ti,divider-clock��W�@b�'dpll3_m3x2_mul_ck�fixed-factor-clock�'y��(dpll3_m3x2_ck@d00�ti,hsdiv-gate-clock�(� � ��)emu_core_alwon_ck�fixed-factor-clock�)y��fsys_altclk� fixed-clockG�2mcbsp_clks� fixed-clockG�dpll3_m2_ck@d40�ti,divider-clock��W� @b�core_ck�fixed-factor-clock�y��*dpll1_fck@940�ti,divider-clock�*�W� @b�+dpll1_ck@904�ti,omap3-dpll-clock�"+�  $ @ 4�dpll1_x2_ck�fixed-factor-clock�y��,dpll1_x2m2_ck@944�ti,divider-clock�,W� Db�@cm_96m_fck�fixed-factor-clock�-y��.omap_96m_fck@d40� ti,mux-clock�."�� @�Idpll4_m3_ck@e40�ti,divider-clock� �W �@b�/dpll4_m3x2_mul_ck�fixed-factor-clock�/y��0dpll4_m3x2_ck@d00�ti,hsdiv-gate-clock�0�� ��1omap_54m_fck@d40� ti,mux-clock�12�� @�<cm_96m_d2_fck�fixed-factor-clock�.y��3omap_48m_fck@d40� ti,mux-clock�32�� @�4omap_12m_fck�fixed-factor-clock�4y��Kdpll4_m4_ck@e40�ti,divider-clock� W�@b�5dpll4_m4x2_mul_ck�ti,fixed-factor-clock�5����6dpll4_m4x2_ck@d00�ti,gate-clock�6�� ����dpll4_m5_ck@f40�ti,divider-clock� W?�@b�7dpll4_m5x2_mul_ck�ti,fixed-factor-clock�7����8dpll4_m5x2_ck@d00�ti,hsdiv-gate-clock�8�� ���ndpll4_m6_ck@1140�ti,divider-clock� �W?�@b�9dpll4_m6x2_mul_ck�fixed-factor-clock�9y��:dpll4_m6x2_ck@d00�ti,hsdiv-gate-clock�:�� ��;emu_per_alwon_ck�fixed-factor-clock�;y��gclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�*�� p�=clkout2_src_mux_ck@d70�ti,composite-mux-clock�*".<� p�>clkout2_src_ck�ti,composite-clock�=>�?sys_clkout2@d70�ti,divider-clock�?�W@� p�mpu_ck�fixed-factor-clock�@y��Aarm_fck@924�ti,divider-clock�A� $Wemu_mpu_alwon_ck�fixed-factor-clock�Ay��hl3_ick@a40�ti,divider-clock�*W� @b�Bl4_ick@a40�ti,divider-clock�B�W� @b�Crm_ick@c40�ti,divider-clock�C�W� @bgpt10_gate_fck@a00�ti,composite-gate-clock�"� � �Egpt10_mux_fck@a40�ti,composite-mux-clock�D"�� @�Fgpt10_fck�ti,composite-clock�EFgpt11_gate_fck@a00�ti,composite-gate-clock�"� � �Ggpt11_mux_fck@a40�ti,composite-mux-clock�D"�� @�Hgpt11_fck�ti,composite-clock�GHcore_96m_fck�fixed-factor-clock�Iy��mmchs2_fck@a00�ti,wait-gate-clock�� ���mmchs1_fck@a00�ti,wait-gate-clock�� ���i2c3_fck@a00�ti,wait-gate-clock�� ���i2c2_fck@a00�ti,wait-gate-clock�� ���i2c1_fck@a00�ti,wait-gate-clock�� ���mcbsp5_gate_fck@a00�ti,composite-gate-clock�� � � mcbsp1_gate_fck@a00�ti,composite-gate-clock�� � � core_48m_fck�fixed-factor-clock�4y��Jmcspi4_fck@a00�ti,wait-gate-clock�J� ���mcspi3_fck@a00�ti,wait-gate-clock�J� ���mcspi2_fck@a00�ti,wait-gate-clock�J� ���mcspi1_fck@a00�ti,wait-gate-clock�J� ���uart2_fck@a00�ti,wait-gate-clock�J� ���uart1_fck@a00�ti,wait-gate-clock�J� � ��core_12m_fck�fixed-factor-clock�Ky��Lhdq_fck@a00�ti,wait-gate-clock�L� ���core_l3_ick�fixed-factor-clock�By��Msdrc_ick@a10�ti,wait-gate-clock�M� ���gpmc_fck�fixed-factor-clock�My�core_l4_ick�fixed-factor-clock�Cy��Nmmchs2_ick@a10�ti,omap3-interface-clock�N� ���mmchs1_ick@a10�ti,omap3-interface-clock�N� ���hdq_ick@a10�ti,omap3-interface-clock�N� ���mcspi4_ick@a10�ti,omap3-interface-clock�N� ���mcspi3_ick@a10�ti,omap3-interface-clock�N� ���mcspi2_ick@a10�ti,omap3-interface-clock�N� ���mcspi1_ick@a10�ti,omap3-interface-clock�N� ���i2c3_ick@a10�ti,omap3-interface-clock�N� ���i2c2_ick@a10�ti,omap3-interface-clock�N� ���i2c1_ick@a10�ti,omap3-interface-clock�N� ���uart2_ick@a10�ti,omap3-interface-clock�N� ���uart1_ick@a10�ti,omap3-interface-clock�N� � ��gpt11_ick@a10�ti,omap3-interface-clock�N� � ��gpt10_ick@a10�ti,omap3-interface-clock�N� � ��mcbsp5_ick@a10�ti,omap3-interface-clock�N� � ��mcbsp1_ick@a10�ti,omap3-interface-clock�N� � ��omapctrl_ick@a10�ti,omap3-interface-clock�N� ���dss_tv_fck@e00�ti,gate-clock�<����dss_96m_fck@e00�ti,gate-clock�I����dss2_alwon_fck@e00�ti,gate-clock�"����dummy_ck� fixed-clockGgpt1_gate_fck@c00�ti,composite-gate-clock�"�� �Ogpt1_mux_fck@c40�ti,composite-mux-clock�D"� @�Pgpt1_fck�ti,composite-clock�OP�aes2_ick@a10�ti,omap3-interface-clock�N�� �wkup_32k_fck�fixed-factor-clock�Dy��Qgpio1_dbck@c00�ti,gate-clock�Q� ���sha12_ick@a10�ti,omap3-interface-clock�N� ���wdt2_fck@c00�ti,wait-gate-clock�Q� ���wdt2_ick@c10�ti,omap3-interface-clock�R� ���wdt1_ick@c10�ti,omap3-interface-clock�R� ���gpio1_ick@c10�ti,omap3-interface-clock�R� ���omap_32ksync_ick@c10�ti,omap3-interface-clock�R� ���gpt12_ick@c10�ti,omap3-interface-clock�R� ���gpt1_ick@c10�ti,omap3-interface-clock�R� ���per_96m_fck�fixed-factor-clock�-y�� per_48m_fck�fixed-factor-clock�4y��Suart3_fck@1000�ti,wait-gate-clock�S�� ��gpt2_gate_fck@1000�ti,composite-gate-clock�"���Tgpt2_mux_fck@1040�ti,composite-mux-clock�D"�@�Ugpt2_fck�ti,composite-clock�TU�gpt3_gate_fck@1000�ti,composite-gate-clock�"���Vgpt3_mux_fck@1040�ti,composite-mux-clock�D"��@�Wgpt3_fck�ti,composite-clock�VWgpt4_gate_fck@1000�ti,composite-gate-clock�"���Xgpt4_mux_fck@1040�ti,composite-mux-clock�D"��@�Ygpt4_fck�ti,composite-clock�XYgpt5_gate_fck@1000�ti,composite-gate-clock�"���Zgpt5_mux_fck@1040�ti,composite-mux-clock�D"��@�[gpt5_fck�ti,composite-clock�Z[gpt6_gate_fck@1000�ti,composite-gate-clock�"���\gpt6_mux_fck@1040�ti,composite-mux-clock�D"��@�]gpt6_fck�ti,composite-clock�\]gpt7_gate_fck@1000�ti,composite-gate-clock�"���^gpt7_mux_fck@1040�ti,composite-mux-clock�D"��@�_gpt7_fck�ti,composite-clock�^_gpt8_gate_fck@1000�ti,composite-gate-clock�"� ��`gpt8_mux_fck@1040�ti,composite-mux-clock�D"��@�agpt8_fck�ti,composite-clock�`agpt9_gate_fck@1000�ti,composite-gate-clock�"� ��bgpt9_mux_fck@1040�ti,composite-mux-clock�D"��@�cgpt9_fck�ti,composite-clock�bcper_32k_alwon_fck�fixed-factor-clock�Dy��dgpio6_dbck@1000�ti,gate-clock�d����gpio5_dbck@1000�ti,gate-clock�d����gpio4_dbck@1000�ti,gate-clock�d����gpio3_dbck@1000�ti,gate-clock�d����gpio2_dbck@1000�ti,gate-clock�d�� ��wdt3_fck@1000�ti,wait-gate-clock�d�� ��per_l4_ick�fixed-factor-clock�Cy��egpio6_ick@1010�ti,omap3-interface-clock�e����gpio5_ick@1010�ti,omap3-interface-clock�e����gpio4_ick@1010�ti,omap3-interface-clock�e����gpio3_ick@1010�ti,omap3-interface-clock�e����gpio2_ick@1010�ti,omap3-interface-clock�e�� ��wdt3_ick@1010�ti,omap3-interface-clock�e�� ��uart3_ick@1010�ti,omap3-interface-clock�e�� ��uart4_ick@1010�ti,omap3-interface-clock�e����gpt9_ick@1010�ti,omap3-interface-clock�e�� ��gpt8_ick@1010�ti,omap3-interface-clock�e�� ��gpt7_ick@1010�ti,omap3-interface-clock�e����gpt6_ick@1010�ti,omap3-interface-clock�e����gpt5_ick@1010�ti,omap3-interface-clock�e����gpt4_ick@1010�ti,omap3-interface-clock�e����gpt3_ick@1010�ti,omap3-interface-clock�e����gpt2_ick@1010�ti,omap3-interface-clock�e����mcbsp2_ick@1010�ti,omap3-interface-clock�e����mcbsp3_ick@1010�ti,omap3-interface-clock�e����mcbsp4_ick@1010�ti,omap3-interface-clock�e����mcbsp2_gate_fck@1000�ti,composite-gate-clock����mcbsp3_gate_fck@1000�ti,composite-gate-clock����mcbsp4_gate_fck@1000�ti,composite-gate-clock����emu_src_mux_ck@1140� ti,mux-clock�"fgh�@�iemu_src_ck�ti,clkdm-gate-clock�i�jpclk_fck@1140�ti,divider-clock�j�W�@bpclkx2_fck@1140�ti,divider-clock�j�W�@batclk_fck@1140�ti,divider-clock�j�W�@btraceclk_src_fck@1140� ti,mux-clock�"fgh��@�ktraceclk_fck@1140�ti,divider-clock�k� W�@bsecure_32k_fck� fixed-clockG��lgpt12_fck�fixed-factor-clock�ly��wdt1_fck�fixed-factor-clock�ly�security_l4_ick2�fixed-factor-clock�Cy��maes1_ick@a14�ti,omap3-interface-clock�m�� �rng_ick@a14�ti,omap3-interface-clock�m� ���sha11_ick@a14�ti,omap3-interface-clock�m� �des1_ick@a14�ti,omap3-interface-clock�m� �cam_mclk@f00�ti,gate-clock�n���cam_ick@f10�!ti,omap3-no-wait-interface-clock�C����csi2_96m_fck@f00�ti,gate-clock�����security_l3_ick�fixed-factor-clock�By��opka_ick@a14�ti,omap3-interface-clock�o� �icr_ick@a10�ti,omap3-interface-clock�N� �des2_ick@a10�ti,omap3-interface-clock�N� �mspro_ick@a10�ti,omap3-interface-clock�N� �mailboxes_ick@a10�ti,omap3-interface-clock�N� �ssi_l4_ick�fixed-factor-clock�Cy��vsr1_fck@c00�ti,wait-gate-clock�"� ��sr2_fck@c00�ti,wait-gate-clock�"� �� sr_l4_ick�fixed-factor-clock�Cy�dpll2_fck@40�ti,divider-clock�*�W�@b�pdpll2_ck@4�ti,omap3-dpll-clock�"p�$@4���qdpll2_m2_ck@44�ti,divider-clock�qW�Db�riva2_ck@0�ti,wait-gate-clock�r����modem_fck@a00�ti,omap3-interface-clock�"� ���sad2d_ick@a10�ti,omap3-interface-clock�B� ���mad2d_ick@a18�ti,omap3-interface-clock�B� ���mspro_fck@a00�ti,wait-gate-clock�� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�#�� �sssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�#�� @$�tssi_ssr_fck_3430es2�ti,composite-clock�st�ussi_sst_fck_3430es2�fixed-factor-clock�uy�� hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�M� ���ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�v� �� usim_gate_fck@c00�ti,composite-gate-clock�I� � ��sys_d2_ck�fixed-factor-clock�"y��xomap_96m_d2_fck�fixed-factor-clock�Iy��yomap_96m_d4_fck�fixed-factor-clock�Iy��zomap_96m_d8_fck�fixed-factor-clock�Iy��{omap_96m_d10_fck�fixed-factor-clock�Iy� �|dpll5_m2_d4_ck�fixed-factor-clock�wy��}dpll5_m2_d8_ck�fixed-factor-clock�wy��~dpll5_m2_d16_ck�fixed-factor-clock�wy��dpll5_m2_d20_ck�fixed-factor-clock�wy���usim_mux_fck@c40�ti,composite-mux-clock(�"xyz{|}~��� @b��usim_fck�ti,composite-clock���usim_ick@c10�ti,omap3-interface-clock�R� � ��dpll5_ck@d04�ti,omap3-dpll-clock�""�  $ L 4����dpll5_m2_ck@d50�ti,divider-clock��W� Pb�wsgx_gate_fck@b00�ti,composite-gate-clock�*�� ��core_d3_ck�fixed-factor-clock�*y���core_d4_ck�fixed-factor-clock�*y���core_d6_ck�fixed-factor-clock�*y���omap_192m_alwon_fck�fixed-factor-clock�&y���core_d2_ck�fixed-factor-clock�*y���sgx_mux_fck@b40�ti,composite-mux-clock ����.����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�B� ���cpefuse_fck@a08�ti,gate-clock�"� ���ts_fck@a08�ti,gate-clock�D� ���usbtll_fck@a08�ti,wait-gate-clock�w� ���usbtll_ick@a18�ti,omap3-interface-clock�N� ���mmchs3_ick@a10�ti,omap3-interface-clock�N� ���mmchs3_fck@a00�ti,wait-gate-clock�� ���dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock�������dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�C����usbhost_120m_fck@1400�ti,gate-clock�w����usbhost_48m_fck@1400�ti,dss-gate-clock�4����usbhost_ick@1410�ti,omap3-dss-interface-clock�C����uart4_fck@1000�ti,wait-gate-clock�S����clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl����������������������������emu_clkdmti,clockdomain�jdpll4_clkdmti,clockdomain� wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�qd2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 revsysc�Q��fckick+ H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc*�H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(revsyscsyss# " +�M�ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma�� 0; H`�gpio@48310000ti,omap3-gpio�H1��gpio1Ugw*�gpio@49050000ti,omap3-gpio�I��gpio2gw*�gpio@49052000ti,omap3-gpio�I ��gpio3gw*gpio@49054000ti,omap3-gpio�I@� �gpio4gw*gpio@49056000ti,omap3-gpio�I`�!�gpio5gw*�gpio@49058000ti,omap3-gpio�I��"�gpio6gw*serial@4806a000ti,omap3-uart�H� �H812=txrx�uart1G�lzdefault��serial@4806c000ti,omap3-uart�H��I834=txrx�uart2G�lzdefault��serial@49020000ti,omap3-uart�I�J856=txrx�uart3G�lzdefault��i2c@48070000 ti,omap3-i2c�H��88=txrx+�i2c1zdefault��G'�@twl@48�H�  ti,twl4030*zdefault���audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@regulator-vsimti,twl4030-vsim�w@�-����gpioti,twl4030-gpiogw*���twl4030-usbti,twl4030-usb� ��������pwmti,twl4030-pwm pwmledti,twl4030-pwmled pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�'madcti,twl4030-madc�:��i2c@48072000 ti,omap3-i2c�H ��98=txrx+�i2c2i2c@48060000 ti,omap3-i2c�H��=8=txrx+�i2c3zdefault��mailbox@48094000ti,omap3-mailbox�mailbox�H @�LXjdsp | �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@8#$%&'()* =tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2� 8+,-.=tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3� 8=tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4�8FG=tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1�8=>=txrx��zdefault������� ��mmc@480b4000ti,omap3-hsmmc�H @�V�mmc28/0=txrxzdefault���������mmc@480ad000ti,omap3-hsmmc�H ��^�mmc38MN=txrx disabledmmu@480bd400 ti,omap2-iommu�H ����mmu_isp� mmu@5d000000 ti,omap2-iommu�]���mmu_iva disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@�mpu �;< &commontxrx6��mcbsp18 =txrx���fck disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H Drevsyscsyss+���ick+ H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� mpusidetone�>?&commontxrxsidetone6�mcbsp2mcbsp2_sidetone8!"=txrx����fckickokayzdefault���mcbsp@49024000ti,omap3-mcbsp�I@�I�� mpusidetone�YZ&commontxrxsidetone6��mcbsp3mcbsp3_sidetone8=txrx����fckick disabledmcbsp@49026000ti,omap3-mcbsp�I`�mpu �67 &commontxrx6��mcbsp48=txrx��fckE disabledmcbsp@48096000ti,omap3-mcbsp�H `�mpu �QR &commontxrx6��mcbsp58=txrx��fck disabledsham@480c3000ti,omap3-sham�sham�H 0d�18E=rxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1�revsyscsyss' +���fckick+ H1�Vjtimer@0ti,omap3430-timer����fck�%u��Dtarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I revsyscsyss' +���fckick+ I timer@0ti,omap3430-timer��&timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5�timer@4903a000ti,omap3430-timer�I��*�timer6�timer@4903c000ti,omap3430-timer�I��+�timer7�timer@4903e000ti,omap3430-timer�I��,�timer8��timer@49040000ti,omap3430-timer�I�-�timer9�timer@48086000ti,omap3430-timer�H`�.�timer10�timer@48088000ti,omap3430-timer�H��/�timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@revsyscsyss' +���fckick+ H0@timer@0ti,omap3430-timer��_u�usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+ �ehci-phyohci@48064400ti,ohci-omap3�HD�L�ehci@48064800 ti,ehci-omap�HH�M�gpmc@6e000000ti,omap3430-gpmc�gpmc�n��8=rxtx� +*gwzdefault�0�nand@0,0ti,omap2-nand � �micron,mt29c4g96maz*9Kbch8[lz,�,��"�,�(�6�@RR"(4+okayonenand@0,0ti,omap2-onenand �L[k}��9�lz`�`�� � ��`��`rr�Z� � '?4"Z[.�+ disabledusb_otg_hs@480ab000ti,omap3-musb�H ��\]&mcdma �usb_otg_hsVai r�� �usb2-phy��2dss@48050000 ti,omap3-dss�H disabled �dss_core���fck+dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� protophypll� disabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  disabled �dss_venc����fcktv_dac_clkssi-controller@48058000 ti,omap3-ssi�ssiokay�H�H�sysgdd�G&gdd_mpu+ �u   �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H�txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H�txrx�EFserial@49042000ti,omap3-uart�I �P8QR=txrx�uart4G�lregulator-abb-mpu ti,abb-v1 �abb_mpu_iva+�H0r�H0hbase-addressint-address��"��`�sO�7���pinmux@480025a0 ti,omap3-padconfpinctrl-single�H%�\+ *?]�zdefault� pinmux_hsusb2_core2_pins0�PRT V X Z � pinmux_leds_core2_pins�@�isp@480bc000 ti,omap3-isp�H ��H ��� ����ports+bandgap@48002524�H%$ti,omap36xx-bandgap��target-module@480cb000ti,sysc-omap3630-srti,sysc�smartreflex_core�H �8sysc � �fck+ H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3630-srti,sysc�smartreflex_mpu_iva�H �8sysc ��fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap4ti,sysc�P�P� revsysc " ���fckick+ Popp-tableoperating-points-v2-ti-cpu��opp50-300000000 � ssssss ���� .opp100-600000000 #�F O�O�O�O�O�O� ����opp130-800000000 /� 7�7�7�7�7�7� ����opp1g-1000000000 ;�� ������ ���� :opp_supplyti,omap-opp-supply E�thermal-zonescpu_thermal `� v� �N  �tripscpu_alert �8� ���passive�cpu_crit �_� �� �criticalcooling-mapsmap0 � ���������memory@80000000�memory�� soundti,omap-twl4030 �igep2 �regulator-vdd33regulator-fixed�vdd33 �gpio_leds gpio-ledszdefault�user0 �omap3:red:user0 �� �offuser1 �omap3:green:user1 �� �offuser2 �omap3:red:user1 � �offboot �omap3:green:boot ��  �onhsusb2_phyusb-nop-xceiv �fixedregulator-mmcsdioregulator-fixed�vmmcsdio_fixed�2Z��2Z���mmc2_pwrseqmmc-pwrseq-simple   �� compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthcd-gpiosmmc-pwrseqnon-removablestatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,sync-readgpmc,sync-writegpmc,burst-lengthgpmc,burst-wrapgpmc,burst-readgpmc,burst-writegpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modeti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-deviceti,modelti,mcbspregulator-always-onlabeldefault-statereset-gpios