� ���U8��(}��hisilicon,hip07-d05 +&7Hisilicon Hip07 D05 Development Boardpsci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D cluster2core0D core1D core2D core3D cluster3core0Dcore1Dcore2Dcore3Dcluster4core0Dcore1Dcore2Dcore3Dcluster5core0Dcore1Dcore2Dcore3Dcluster6core0Dcore1Dcore2Dcore3Dcluster7core0Dcore1Dcore2D core3D!cluster8core0D"core1D#core2D$core3D%cluster9core0D&core1D'core2D(core3D)cluster10core0D*core1D+core2D,core3D-cluster11core0D.core1D/core2D0core3D1cluster12core0D2core1D3core2D4core3D5cluster13core0D6core1D7core2D8core3D9cluster14core0D:core1D;core2D<core3D=cluster15core0D>core1D?core2D@core3DAcpu@10000Hcpuarm,cortex-a72arm,armv8TXpscifBw�cpu@10001Hcpuarm,cortex-a72arm,armv8TXpscifBw�cpu@10002Hcpuarm,cortex-a72arm,armv8TXpscifBw�cpu@10003Hcpuarm,cortex-a72arm,armv8TXpscifBw�cpu@10100Hcpuarm,cortex-a72arm,armv8TXpscifCw�cpu@10101Hcpuarm,cortex-a72arm,armv8TXpscifCw�cpu@10102Hcpuarm,cortex-a72arm,armv8TXpscifCw�cpu@10103Hcpuarm,cortex-a72arm,armv8TXpscifCw� cpu@10200Hcpuarm,cortex-a72arm,armv8TXpscifDw� cpu@10201Hcpuarm,cortex-a72arm,armv8TXpscifDw� cpu@10202Hcpuarm,cortex-a72arm,armv8TXpscifDw� cpu@10203Hcpuarm,cortex-a72arm,armv8TXpscifDw� cpu@10300Hcpuarm,cortex-a72arm,armv8TXpscifEw�cpu@10301Hcpuarm,cortex-a72arm,armv8TXpscifEw�cpu@10302Hcpuarm,cortex-a72arm,armv8TXpscifEw�cpu@10303Hcpuarm,cortex-a72arm,armv8TXpscifEw�cpu@30000Hcpuarm,cortex-a72arm,armv8TXpscifFw�cpu@30001Hcpuarm,cortex-a72arm,armv8TXpscifFw�cpu@30002Hcpuarm,cortex-a72arm,armv8TXpscifFw�cpu@30003Hcpuarm,cortex-a72arm,armv8TXpscifFw�cpu@30100Hcpuarm,cortex-a72arm,armv8TXpscifGw�cpu@30101Hcpuarm,cortex-a72arm,armv8TXpscifGw�cpu@30102Hcpuarm,cortex-a72arm,armv8TXpscifGw�cpu@30103Hcpuarm,cortex-a72arm,armv8TXpscifGw�cpu@30200Hcpuarm,cortex-a72arm,armv8TXpscifHw�cpu@30201Hcpuarm,cortex-a72arm,armv8TXpscifHw�cpu@30202Hcpuarm,cortex-a72arm,armv8TXpscifHw�cpu@30203Hcpuarm,cortex-a72arm,armv8TXpscifHw�cpu@30300Hcpuarm,cortex-a72arm,armv8TXpscifIw�cpu@30301Hcpuarm,cortex-a72arm,armv8TXpscifIw�cpu@30302Hcpuarm,cortex-a72arm,armv8TXpscifIw� cpu@30303Hcpuarm,cortex-a72arm,armv8TXpscifIw�!cpu@50000Hcpuarm,cortex-a72arm,armv8TXpscifJw�"cpu@50001Hcpuarm,cortex-a72arm,armv8TXpscifJw�#cpu@50002Hcpuarm,cortex-a72arm,armv8TXpscifJw�$cpu@50003Hcpuarm,cortex-a72arm,armv8TXpscifJw�%cpu@50100Hcpuarm,cortex-a72arm,armv8TXpscifKw�&cpu@50101Hcpuarm,cortex-a72arm,armv8TXpscifKw�'cpu@50102Hcpuarm,cortex-a72arm,armv8TXpscifKw�(cpu@50103Hcpuarm,cortex-a72arm,armv8TXpscifKw�)cpu@50200Hcpuarm,cortex-a72arm,armv8TXpscifLw�*cpu@50201Hcpuarm,cortex-a72arm,armv8TXpscifLw�+cpu@50202Hcpuarm,cortex-a72arm,armv8TXpscifLw�,cpu@50203Hcpuarm,cortex-a72arm,armv8TXpscifLw�-cpu@50300Hcpuarm,cortex-a72arm,armv8TXpscifMw�.cpu@50301Hcpuarm,cortex-a72arm,armv8TXpscifMw�/cpu@50302Hcpuarm,cortex-a72arm,armv8TXpscifMw�0cpu@50303Hcpuarm,cortex-a72arm,armv8TXpscifMw�1cpu@70000Hcpuarm,cortex-a72arm,armv8TXpscifNw�2cpu@70001Hcpuarm,cortex-a72arm,armv8TXpscifNw�3cpu@70002Hcpuarm,cortex-a72arm,armv8TXpscifNw�4cpu@70003Hcpuarm,cortex-a72arm,armv8TXpscifNw�5cpu@70100Hcpuarm,cortex-a72arm,armv8TXpscifOw�6cpu@70101Hcpuarm,cortex-a72arm,armv8TXpscifOw�7cpu@70102Hcpuarm,cortex-a72arm,armv8TXpscifOw�8cpu@70103Hcpuarm,cortex-a72arm,armv8TXpscifOw�9cpu@70200Hcpuarm,cortex-a72arm,armv8TXpscifPw�:cpu@70201Hcpuarm,cortex-a72arm,armv8TXpscifPw�;cpu@70202Hcpuarm,cortex-a72arm,armv8TXpscifPw�<cpu@70203Hcpuarm,cortex-a72arm,armv8TXpscifPw�=cpu@70300Hcpuarm,cortex-a72arm,armv8TXpscifQw�>cpu@70301Hcpuarm,cortex-a72arm,armv8TXpscifQw�?cpu@70302Hcpuarm,cortex-a72arm,armv8TXpscifQw�@cpu@70303Hcpuarm,cortex-a72arm,armv8TXpscifQw�Al2-cache0cache�Bl2-cache1cache�Cl2-cache2cache�Dl2-cache3cache�El2-cache4cache�Fl2-cache5cache�Gl2-cache6cache�Hl2-cache7cache�Il2-cache8cache�Jl2-cache9cache�Kl2-cache10cache�Ll2-cache11cache�Ml2-cache12cache�Nl2-cache13cache�Ol2-cache14cache�Pl2-cache15cache�Qinterrupt-controller@4d000000 arm,gic-v3�+�����TMM@m@M@m@��� � �interrupt-controller@4c000000arm,gic-v3-its��TLinterrupt-controller@6c000000arm,gic-v3-its��Tl�Rinterrupt-controller@c6000000arm,gic-v3-its��T��Sinterrupt-controller@8,c6000000arm,gic-v3-its��T��Tinterrupt-controller@400,4c000000arm,gic-v3-its��TLinterrupt-controller@400,6c000000arm,gic-v3-its��Tlinterrupt-controller@400,c6000000arm,gic-v3-its��T��Uinterrupt-controller@408,c6000000arm,gic-v3-its��T��Vtimerarm,armv8-timer0�   pmuarm,cortex-a72-pmu �interrupt-controller@60080000hisilicon,mbigen-v2T`uart_intc R ����[interrupt-controller@a0080000hisilicon,mbigen-v2T�intc_pcie2_a S��� �nintc_sas1 S����lintc_sas2 S@����mintc_smmu_pcie S ��intc_usb S����\interrupt-controller@d0080000hisilicon,mbigen-v2T�intc_sec S��!�ointc_smmu_alg S ���Winterrupt-controller@8,d0080000hisilicon,mbigen-v2T�intc_sec T$��!�qintc_smmu_alg T+���Xinterrupt-controller@400,d0080000hisilicon,mbigen-v2T�intc_sec UD��!�sintc_smmu_alg UK���Yinterrupt-controller@408,d0080000hisilicon,mbigen-v2T�intc_sec Vd��!�uintc_smmu_alg Vk���Zinterrupt-controller@c0080000hisilicon,mbigen-v2T�intc_dsaf0 S����^intc-roce S ��"�iintc-sas0 S ����jintc_smmu_dsa S ��smmu_pcie arm,smmu-v3T�+8H fdisabledsmmu_alg@d0040000 arm,smmu-v3T� W����meventqgerrorpriq+H�psmmu_alg@8,d0040000 arm,smmu-v3T� X����meventqgerrorpriq+H�rsmmu_alg@400,d0040000 arm,smmu-v3T� Y����meventqgerrorpriq+H�tsmmu_alg@408,d0040000 arm,smmu-v3T� Z����meventqgerrorpriq+H�vsoc simple-bus+�isa@a01b0000hisilicon,hip07-lpc+T�bt@e4ipmi-btHipmi T�fokuart@602b0000arm,sbsa-uartT`+ [�'}��fokohci@a7030000 generic-ohciT� \��+fokehci@a7020000 generic-ehciT� \��+foksub_ctrl_c@60000000hisilicon,peri-subctrlsysconT`�]dsa_subctrl@c0000000hisilicon,dsa-subctrlsysconT��_dsa_cpld@78000010sysconTx��apcie_subctl@a0000000"hisilicon,pcie-sas-subctrlsysconT��ksds_ctrl@c2200000sysconT� �`mdio@603c0000hisilicon,hns-mdioT`<�]8 8SZ+ethernet-phy@0ethernet-phy-ieee802.3-c22T�bethernet-phy@1ethernet-phy-ieee802.3-c22T�cdsa@c7000000+hisilicon,hns-dsaf-v2 �6port-16rss T���`�ppe-basedsaf-base ^�_� ��@ABCDEFGHIJKLMNOPQRSTUVWX����������������������������������������������������������������      !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~��������������������������������������������������������������������������������������������������������������������������������      !"#$%&'()*+,-./0123456789:;<=>?��+�dport@0T�`�a$��0fiberport@1T�`�a$��0fiberport@4T;b�`$��0copperport@5T;c�`$��0copperethernet@4hisilicon,hns-nic-v2FdP_fok+�gethernet@5hisilicon,hns-nic-v2FdP_fok+�hethernet@0hisilicon,hns-nic-v2FdP_fok+�eethernet@1hisilicon,hns-nic-v2FdP_fok+�finfiniband@c4000000hisilicon,hns-roce-v1T�+qefgh|d���+ i����������������������������������5mhns-roce-comp-0hns-roce-comp-1hns-roce-comp-2hns-roce-comp-3hns-roce-comp-4hns-roce-comp-5hns-roce-comp-6hns-roce-comp-7hns-roce-comp-8hns-roce-comp-9hns-roce-comp-10hns-roce-comp-11hns-roce-comp-12hns-roce-comp-13hns-roce-comp-14hns-roce-comp-15hns-roce-comp-16hns-roce-comp-17hns-roce-comp-18hns-roce-comp-19hns-roce-comp-20hns-roce-comp-21hns-roce-comp-22hns-roce-comp-23hns-roce-comp-24hns-roce-comp-25hns-roce-comp-26hns-roce-comp-27hns-roce-comp-28hns-roce-comp-29hns-roce-comp-30hns-roce-comp-31hns-roce-asynchns-roce-commonsas@c3000000hisilicon,hip07-sas-v2T��P� �_� `�Z0�8��+ j�@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~��������������������������������YZ[\]^_`abcdefghijklmnopqrstuvwx fdisabledsas@a2000000hisilicon,hip07-sas-v2T��P� �k�� �Z ���+ l�@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~��������������������������������@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_foksas@a3000000hisilicon,hip07-sas-v2T��P� �k� ��Zp���� + m�����������������������������������������������������������������     `abcdefghijklmnopqrstuvwxyz{|}~ fdisabledpcie@a00a0000hisilicon,hip07-pcie-ecam T���� ���S�$��+Hpci+8�����1�pDn�n�n�n�fokcrypto@d2000000hisilicon,hip07-sec T����������� � � � � ��� oRp+�@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`crypto@8,d2000000hisilicon,hip07-sec T����������� � � � � ��� qRr+�@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`crypto@400,d2000000hisilicon,hip07-sec T����������� � � � � ��� sRt+�@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`crypto@408,d2000000hisilicon,hip07-sec T����������� � � � � ��� uRv+�@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`memory@0HmemoryT@wdistance-mapnuma-distance-map-v1�Y    aliasesi/soc/uart@602b0000chosenqserial0:115200n8 compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodnext-level-cachenuma-node-idphandle#interrupt-cellsrangesinterrupt-controller#redistributor-regionsredistributor-strideinterruptsmsi-controller#msi-cellsmsi-parentnum-pins#iommu-cellsdma-coherentsmmu-cb-memtypehisilicon,broken-prefetch-cmdstatusinterrupt-namescurrent-speedreg-io-widthsubctrl-vbasemodereg-namessubctrl-sysconreset-field-offsetdesc-numbuf-sizeserdes-sysconcpld-sysconport-rst-offsetport-mode-offsetmc-mac-maskmedia-typephy-handleae-handleport-idx-in-aelocal-mac-addresseth-handledsaf-handlenode-guidsas-addrhisilicon,sas-sysconctrl-reset-regctrl-reset-sts-regctrl-clock-ena-regqueue-countphy-counthip06-sas-v2-quirk-amtbus-rangemsi-mapmsi-map-maskinterrupt-map-maskinterrupt-mapiommusdistance-matrixserial0stdout-path