� ���8��( *�H"ti,omap3-evmti,omap3430ti,omap3 +7TI OMAP35XX EVM (TMDSEVM3530)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpu���cpu�������pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus� + � pinmux@30 ti,omap3-padconfpinctrl-single�08+ 5S�pdefault~��pinmux_twl4030_pins��A��pinmux_dss_dpi_pins2�������������������������pinmux_mmc1_pinsP� "$&��pinmux_mmc2_pinsP�(*,.02468:��pinmux_uart3_pins�nAp��pinmux_ehci_port_select_pins���pinmux_hsusb2_pins0�� � � � � � �pinmux_wl12xx_gpio�PN�pinmux_smsc911x_pins���scm_conf@270sysconsimple-bus�p0+ �p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock� ��h� mcbsp5_fck�ti,composite-clock� ��mcbsp1_mux_fck@4�ti,composite-mux-clock� ��� mcbsp1_fck�ti,composite-clock� ��mcbsp2_mux_fck@4�ti,composite-mux-clock� ���mcbsp2_fck�ti,composite-clock���mcbsp3_mux_fck@68�ti,composite-mux-clock� �h�mcbsp3_fck�ti,composite-clock���mcbsp4_mux_fck@68�ti,composite-mux-clock� ��h�mcbsp4_fck�ti,composite-clock���clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+ 5S�pinmux_twl4030_vpins ���pinmux_dss_dpi_pins10�  � target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `L�revsyscsyss !��ick+ �H ` aes1@0 ti,omap3-aes�P�.  3txrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PL�revsyscsyss !��ick+ �H P aes2@0 ti,omap3-aes�P�.AB3txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clock=Y�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock��M�pX�#sys_clkout1@d70�ti,gate-clock�� p�dpll3_x2_ck�fixed-factor-clock�ozdpll3_m2x2_ck�fixed-factor-clock� oz�"dpll4_x2_ck�fixed-factor-clock�!ozcorex2_fck�fixed-factor-clock�"oz�$wkup_l4_ick�fixed-factor-clock�#oz�Scorex2_d3_fck�fixed-factor-clock�$oz��corex2_d5_fck�fixed-factor-clock�$oz��clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clock=omap_32k_fck� fixed-clock=��Evirt_12m_ck� fixed-clock=��virt_13m_ck� fixed-clock=�]@�virt_19200000_ck� fixed-clock=$��virt_26000000_ck� fixed-clock=����virt_38_4m_ck� fixed-clock=I��dpll4_ck@d00�ti,omap3-dpll-per-clock�##� D 0�!dpll4_m2_ck@d48�ti,divider-clock�!M?� HX�%dpll4_m2x2_mul_ck�fixed-factor-clock�%oz�&dpll4_m2x2_ck@d00�ti,gate-clock�&�� ��'omap_96m_alwon_fck�fixed-factor-clock�'oz�.dpll3_ck@d00�ti,omap3-dpll-core-clock�##� @ 0�dpll3_m3_ck@1140�ti,divider-clock��M�@X�(dpll3_m3x2_mul_ck�fixed-factor-clock�(oz�)dpll3_m3x2_ck@d00�ti,gate-clock�)� � ��*emu_core_alwon_ck�fixed-factor-clock�*oz�gsys_altclk� fixed-clock=�3mcbsp_clks� fixed-clock=� dpll3_m2_ck@d40�ti,divider-clock��M� @X� core_ck�fixed-factor-clock� oz�+dpll1_fck@940�ti,divider-clock�+�M� @X�,dpll1_ck@904�ti,omap3-dpll-clock�#,�  $ @ 4�dpll1_x2_ck�fixed-factor-clock�oz�-dpll1_x2m2_ck@944�ti,divider-clock�-M� DX�Acm_96m_fck�fixed-factor-clock�.oz�/omap_96m_fck@d40� ti,mux-clock�/#�� @�Jdpll4_m3_ck@e40�ti,divider-clock�!�M �@X�0dpll4_m3x2_mul_ck�fixed-factor-clock�0oz�1dpll4_m3x2_ck@d00�ti,gate-clock�1�� ��2omap_54m_fck@d40� ti,mux-clock�23�� @�=cm_96m_d2_fck�fixed-factor-clock�/oz�4omap_48m_fck@d40� ti,mux-clock�43�� @�5omap_12m_fck�fixed-factor-clock�5oz�Ldpll4_m4_ck@e40�ti,divider-clock�!M�@X�6dpll4_m4x2_mul_ck�ti,fixed-factor-clock�6����7dpll4_m4x2_ck@d00�ti,gate-clock�7�� ����dpll4_m5_ck@f40�ti,divider-clock�!M?�@X�8dpll4_m5x2_mul_ck�ti,fixed-factor-clock�8����9dpll4_m5x2_ck@d00�ti,gate-clock�9�� ���odpll4_m6_ck@1140�ti,divider-clock�!�M?�@X�:dpll4_m6x2_mul_ck�fixed-factor-clock�:oz�;dpll4_m6x2_ck@d00�ti,gate-clock�;�� ��<emu_per_alwon_ck�fixed-factor-clock�<oz�hclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�+�� p�>clkout2_src_mux_ck@d70�ti,composite-mux-clock�+#/=� p�?clkout2_src_ck�ti,composite-clock�>?�@sys_clkout2@d70�ti,divider-clock�@�M@� p�mpu_ck�fixed-factor-clock�Aoz�Barm_fck@924�ti,divider-clock�B� $Memu_mpu_alwon_ck�fixed-factor-clock�Boz�il3_ick@a40�ti,divider-clock�+M� @X�Cl4_ick@a40�ti,divider-clock�C�M� @X�Drm_ick@c40�ti,divider-clock�D�M� @Xgpt10_gate_fck@a00�ti,composite-gate-clock�#� � �Fgpt10_mux_fck@a40�ti,composite-mux-clock�E#�� @�Ggpt10_fck�ti,composite-clock�FGgpt11_gate_fck@a00�ti,composite-gate-clock�#� � �Hgpt11_mux_fck@a40�ti,composite-mux-clock�E#�� @�Igpt11_fck�ti,composite-clock�HIcore_96m_fck�fixed-factor-clock�Joz�mmchs2_fck@a00�ti,wait-gate-clock�� ���mmchs1_fck@a00�ti,wait-gate-clock�� ���i2c3_fck@a00�ti,wait-gate-clock�� ���i2c2_fck@a00�ti,wait-gate-clock�� ���i2c1_fck@a00�ti,wait-gate-clock�� ���mcbsp5_gate_fck@a00�ti,composite-gate-clock� � � � mcbsp1_gate_fck@a00�ti,composite-gate-clock� � � � core_48m_fck�fixed-factor-clock�5oz�Kmcspi4_fck@a00�ti,wait-gate-clock�K� ���mcspi3_fck@a00�ti,wait-gate-clock�K� ���mcspi2_fck@a00�ti,wait-gate-clock�K� ���mcspi1_fck@a00�ti,wait-gate-clock�K� ���uart2_fck@a00�ti,wait-gate-clock�K� ���uart1_fck@a00�ti,wait-gate-clock�K� � ��core_12m_fck�fixed-factor-clock�Loz�Mhdq_fck@a00�ti,wait-gate-clock�M� ���core_l3_ick�fixed-factor-clock�Coz�Nsdrc_ick@a10�ti,wait-gate-clock�N� ���gpmc_fck�fixed-factor-clock�Nozcore_l4_ick�fixed-factor-clock�Doz�Ommchs2_ick@a10�ti,omap3-interface-clock�O� ���mmchs1_ick@a10�ti,omap3-interface-clock�O� ���hdq_ick@a10�ti,omap3-interface-clock�O� ���mcspi4_ick@a10�ti,omap3-interface-clock�O� ���mcspi3_ick@a10�ti,omap3-interface-clock�O� ���mcspi2_ick@a10�ti,omap3-interface-clock�O� ���mcspi1_ick@a10�ti,omap3-interface-clock�O� ���i2c3_ick@a10�ti,omap3-interface-clock�O� ���i2c2_ick@a10�ti,omap3-interface-clock�O� ���i2c1_ick@a10�ti,omap3-interface-clock�O� ���uart2_ick@a10�ti,omap3-interface-clock�O� ���uart1_ick@a10�ti,omap3-interface-clock�O� � ��gpt11_ick@a10�ti,omap3-interface-clock�O� � ��gpt10_ick@a10�ti,omap3-interface-clock�O� � ��mcbsp5_ick@a10�ti,omap3-interface-clock�O� � ��mcbsp1_ick@a10�ti,omap3-interface-clock�O� � ��omapctrl_ick@a10�ti,omap3-interface-clock�O� ���dss_tv_fck@e00�ti,gate-clock�=����dss_96m_fck@e00�ti,gate-clock�J����dss2_alwon_fck@e00�ti,gate-clock�#����dummy_ck� fixed-clock=gpt1_gate_fck@c00�ti,composite-gate-clock�#�� �Pgpt1_mux_fck@c40�ti,composite-mux-clock�E#� @�Qgpt1_fck�ti,composite-clock�PQ��aes2_ick@a10�ti,omap3-interface-clock�O�� �wkup_32k_fck�fixed-factor-clock�Eoz�Rgpio1_dbck@c00�ti,gate-clock�R� ���sha12_ick@a10�ti,omap3-interface-clock�O� ���wdt2_fck@c00�ti,wait-gate-clock�R� ���wdt2_ick@c10�ti,omap3-interface-clock�S� ���wdt1_ick@c10�ti,omap3-interface-clock�S� ���gpio1_ick@c10�ti,omap3-interface-clock�S� ���omap_32ksync_ick@c10�ti,omap3-interface-clock�S� ���gpt12_ick@c10�ti,omap3-interface-clock�S� ���gpt1_ick@c10�ti,omap3-interface-clock�S� ���per_96m_fck�fixed-factor-clock�.oz�per_48m_fck�fixed-factor-clock�5oz�Tuart3_fck@1000�ti,wait-gate-clock�T�� ��gpt2_gate_fck@1000�ti,composite-gate-clock�#���Ugpt2_mux_fck@1040�ti,composite-mux-clock�E#�@�Vgpt2_fck�ti,composite-clock�UV��gpt3_gate_fck@1000�ti,composite-gate-clock�#���Wgpt3_mux_fck@1040�ti,composite-mux-clock�E#��@�Xgpt3_fck�ti,composite-clock�WXgpt4_gate_fck@1000�ti,composite-gate-clock�#���Ygpt4_mux_fck@1040�ti,composite-mux-clock�E#��@�Zgpt4_fck�ti,composite-clock�YZgpt5_gate_fck@1000�ti,composite-gate-clock�#���[gpt5_mux_fck@1040�ti,composite-mux-clock�E#��@�\gpt5_fck�ti,composite-clock�[\gpt6_gate_fck@1000�ti,composite-gate-clock�#���]gpt6_mux_fck@1040�ti,composite-mux-clock�E#��@�^gpt6_fck�ti,composite-clock�]^gpt7_gate_fck@1000�ti,composite-gate-clock�#���_gpt7_mux_fck@1040�ti,composite-mux-clock�E#��@�`gpt7_fck�ti,composite-clock�_`gpt8_gate_fck@1000�ti,composite-gate-clock�#� ��agpt8_mux_fck@1040�ti,composite-mux-clock�E#��@�bgpt8_fck�ti,composite-clock�abgpt9_gate_fck@1000�ti,composite-gate-clock�#� ��cgpt9_mux_fck@1040�ti,composite-mux-clock�E#��@�dgpt9_fck�ti,composite-clock�cdper_32k_alwon_fck�fixed-factor-clock�Eoz�egpio6_dbck@1000�ti,gate-clock�e����gpio5_dbck@1000�ti,gate-clock�e����gpio4_dbck@1000�ti,gate-clock�e����gpio3_dbck@1000�ti,gate-clock�e����gpio2_dbck@1000�ti,gate-clock�e�� ��wdt3_fck@1000�ti,wait-gate-clock�e�� ��per_l4_ick�fixed-factor-clock�Doz�fgpio6_ick@1010�ti,omap3-interface-clock�f����gpio5_ick@1010�ti,omap3-interface-clock�f����gpio4_ick@1010�ti,omap3-interface-clock�f����gpio3_ick@1010�ti,omap3-interface-clock�f����gpio2_ick@1010�ti,omap3-interface-clock�f�� ��wdt3_ick@1010�ti,omap3-interface-clock�f�� ��uart3_ick@1010�ti,omap3-interface-clock�f�� ��uart4_ick@1010�ti,omap3-interface-clock�f����gpt9_ick@1010�ti,omap3-interface-clock�f�� ��gpt8_ick@1010�ti,omap3-interface-clock�f�� ��gpt7_ick@1010�ti,omap3-interface-clock�f����gpt6_ick@1010�ti,omap3-interface-clock�f����gpt5_ick@1010�ti,omap3-interface-clock�f����gpt4_ick@1010�ti,omap3-interface-clock�f����gpt3_ick@1010�ti,omap3-interface-clock�f����gpt2_ick@1010�ti,omap3-interface-clock�f����mcbsp2_ick@1010�ti,omap3-interface-clock�f����mcbsp3_ick@1010�ti,omap3-interface-clock�f����mcbsp4_ick@1010�ti,omap3-interface-clock�f����mcbsp2_gate_fck@1000�ti,composite-gate-clock� ���mcbsp3_gate_fck@1000�ti,composite-gate-clock� ���mcbsp4_gate_fck@1000�ti,composite-gate-clock� ���emu_src_mux_ck@1140� ti,mux-clock�#ghi�@�jemu_src_ck�ti,clkdm-gate-clock�j�kpclk_fck@1140�ti,divider-clock�k�M�@Xpclkx2_fck@1140�ti,divider-clock�k�M�@Xatclk_fck@1140�ti,divider-clock�k�M�@Xtraceclk_src_fck@1140� ti,mux-clock�#ghi��@�ltraceclk_fck@1140�ti,divider-clock�l� M�@Xsecure_32k_fck� fixed-clock=��mgpt12_fck�fixed-factor-clock�moz�wdt1_fck�fixed-factor-clock�mozsecurity_l4_ick2�fixed-factor-clock�Doz�naes1_ick@a14�ti,omap3-interface-clock�n�� �rng_ick@a14�ti,omap3-interface-clock�n� ���sha11_ick@a14�ti,omap3-interface-clock�n� �des1_ick@a14�ti,omap3-interface-clock�n� �cam_mclk@f00�ti,gate-clock�o���cam_ick@f10�!ti,omap3-no-wait-interface-clock�D����csi2_96m_fck@f00�ti,gate-clock�����security_l3_ick�fixed-factor-clock�Coz�ppka_ick@a14�ti,omap3-interface-clock�p� �icr_ick@a10�ti,omap3-interface-clock�O� �des2_ick@a10�ti,omap3-interface-clock�O� �mspro_ick@a10�ti,omap3-interface-clock�O� �mailboxes_ick@a10�ti,omap3-interface-clock�O� �ssi_l4_ick�fixed-factor-clock�Doz�wsr1_fck@c00�ti,wait-gate-clock�#� ��sr2_fck@c00�ti,wait-gate-clock�#� ��sr_l4_ick�fixed-factor-clock�Dozdpll2_fck@40�ti,divider-clock�+�M�@X�qdpll2_ck@4�ti,omap3-dpll-clock�#q�$@4����rdpll2_m2_ck@44�ti,divider-clock�rM�DX�siva2_ck@0�ti,wait-gate-clock�s����modem_fck@a00�ti,omap3-interface-clock�#� ���sad2d_ick@a10�ti,omap3-interface-clock�C� ���mad2d_ick@a18�ti,omap3-interface-clock�C� ���mspro_fck@a00�ti,wait-gate-clock�� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�$�� �tssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�$�� @$ �ussi_ssr_fck_3430es2�ti,composite-clock�tu�vssi_sst_fck_3430es2�fixed-factor-clock�voz� hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�N� ���ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�w� �� usim_gate_fck@c00�ti,composite-gate-clock�J� � ��sys_d2_ck�fixed-factor-clock�#oz�yomap_96m_d2_fck�fixed-factor-clock�Joz�zomap_96m_d4_fck�fixed-factor-clock�Joz�{omap_96m_d8_fck�fixed-factor-clock�Joz�|omap_96m_d10_fck�fixed-factor-clock�Joz �}dpll5_m2_d4_ck�fixed-factor-clock�xoz�~dpll5_m2_d8_ck�fixed-factor-clock�xoz�dpll5_m2_d16_ck�fixed-factor-clock�xoz��dpll5_m2_d20_ck�fixed-factor-clock�xoz��usim_mux_fck@c40�ti,composite-mux-clock(�#yz{|}~���� @X��usim_fck�ti,composite-clock���usim_ick@c10�ti,omap3-interface-clock�S� � ��dpll5_ck@d04�ti,omap3-dpll-clock�##�  $ L 4����dpll5_m2_ck@d50�ti,divider-clock��M� PX�xsgx_gate_fck@b00�ti,composite-gate-clock�+�� ��core_d3_ck�fixed-factor-clock�+oz��core_d4_ck�fixed-factor-clock�+oz��core_d6_ck�fixed-factor-clock�+oz��omap_192m_alwon_fck�fixed-factor-clock�'oz��core_d2_ck�fixed-factor-clock�+oz��sgx_mux_fck@b40�ti,composite-mux-clock ����/����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�C� ���cpefuse_fck@a08�ti,gate-clock�#� ���ts_fck@a08�ti,gate-clock�E� ���usbtll_fck@a08�ti,wait-gate-clock�x� ���usbtll_ick@a18�ti,omap3-interface-clock�O� ���mmchs3_ick@a10�ti,omap3-interface-clock�O� ���mmchs3_fck@a00�ti,wait-gate-clock�� ���dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock�������dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�D����usbhost_120m_fck@1400�ti,gate-clock�x����usbhost_48m_fck@1400�ti,dss-gate-clock�5����usbhost_ick@1410�ti,omap3-dss-interface-clock�D����clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�kdpll4_clkdmti,clockdomain�!wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�rd2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 �revsysc�R��fckick+ �H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc �H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(�revsyscsyss#  !�N�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdma�� &1 >`�gpio@48310000ti,omap3-gpio�H1��gpio1K]m �gpio@49050000ti,omap3-gpio�I��gpio2]m en_usb2_porty���enable usb2 portgpio@49052000ti,omap3-gpio�I ��gpio3]m gpio@49054000ti,omap3-gpio�I@� �gpio4]m gpio@49056000ti,omap3-gpio�I`�!�gpio5]m ��gpio@49058000ti,omap3-gpio�I��"�gpio6]m ��serial@4806a000ti,omap3-uart�H� �H�R.123txrx�uart1=�lserial@4806c000ti,omap3-uart�H��I�J.343txrx�uart2=�lserial@49020000ti,omap3-uart�I�J�n.563txrx�uart3=�lpdefault~�i2c@48070000 ti,omap3-i2c�H��8.3txrx+�i2c1='�@twl@48�H�  ti,twl4030 pdefault~��rtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2�usb_1v8�w@�w@�regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� �regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0��regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@��regulator-vsimti,twl4030-vsim�w@�-����gpioti,twl4030-gpio]m ��en_on_board_gpio_61y���en_hsusb2_clktwl4030-usbti,twl4030-usb� �� ��&/�pwmti,twl4030-pwm:pwmledti,twl4030-pwmled:pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�EU8h  7 Smadcti,twl4030-madc�u��power1ti,twl4030-power-omap3-evmti,twl4030-power-idle�i2c@48072000 ti,omap3-i2c�H ��9.3txrx+�i2c2=�i2c@48060000 ti,omap3-i2c�H��=.3txrx+�i2c3=�tvp5146@5c ti,tvp5146m2�\mailbox@48094000ti,omap3-mailbox�mailbox�H @����dsp � �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@.#$%&'()* 3tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0� ti,tsc2046�B@��@#�,(<�LW �� e�spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2� .+,-.3tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3� .3tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4�.FG3tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1r.=>3txrx��S������pdefault~�mmc@480b4000ti,omap3-hsmmc�H @�V�mmc2./03txrx�V�.�����+pdefault~�wlcore@2 ti,wl1271����N �irqwakeup�I�mmc@480ad000ti,omap3-hsmmc�H ��^�mmc3.MN3txrx �disabledmmu@480bd400�ti,omap2-iommu�H ����mmu_isp�mmu@5d000000�ti,omap2-iommu�]���mmu_iva �disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@��mpu �;< �commontxrx��mcbsp1. 3txrx���fck �disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D�revsyscsyss!���ick+ �H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� �mpusidetone�>?�commontxrxsidetone�mcbsp2mcbsp2_sidetone.!"3txrx����fckick �disabledmcbsp@49024000ti,omap3-mcbsp�I@�I�� �mpusidetone�YZ�commontxrxsidetone��mcbsp3mcbsp3_sidetone.3txrx����fckick �disabledmcbsp@49026000ti,omap3-mcbsp�I`��mpu �67 �commontxrx��mcbsp4.3txrx���fck' �disabledmcbsp@48096000ti,omap3-mcbsp�H `��mpu �QR �commontxrx��mcbsp5.3txrx���fck �disabledsham@480c3000ti,omap3-sham�sham�H 0d�1.E3rxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1��revsyscsyss' !����fckick+ �H1�8Ltimer@0ti,omap3430-timer�����fck�%Wf�vEtarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I �revsyscsyss' !����fckick+ �I timer@0ti,omap3430-timer��&timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5�timer@4903a000ti,omap3430-timer�I��*�timer6�timer@4903c000ti,omap3430-timer�I��+�timer7�timer@4903e000ti,omap3430-timer�I��,�timer8��timer@49040000ti,omap3430-timer�I�-�timer9�timer@48086000ti,omap3430-timer�H`�.�timer10�timer@48088000ti,omap3430-timer�H��/�timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@�revsyscsyss' !���fckick+ �H0@timer@0ti,omap3430-timer��_W�usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+� �ehci-phyohci@48064400ti,ohci-omap3�HD�L�ehci@48064800 ti,ehci-omap�HH�M�gpmc@6e000000ti,omap3430-gpmc�gpmc�n��.3rxtx��+ ]m �0,�ethernet@gpmcsmsc,lan9221smsc,lan9115�4N\�n����(�-���-�����x :KQKk������� �� ��pdefault~nand@0,0ti,omap2-nand � � micron,mt29f2g16abdhc  #bch8 3N\,n,��"�,�(�6@�RR�(�+usb_otg_hs@480ab000ti,omap3-musb�H ��\]�mcdma �usb_otg_hs D O W  ` o� wusb2-phy* �2dss@48050000 ti,omap3-dss�H�okay �dss_core���fck+� � ��pdefault~ dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� �protophypll� �disabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H �disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  �disabled �dss_venc���fckportendpoint �  ��ssi-controller@48058000 ti,omap3-ssi�ssi�okay�H�H��sysgdd�G�gdd_mpu+� �v   �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H��txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-single�H%�$+ 5S�pdefault~ pinmux_ehci_phy_pins��pinmux_hsusb2_2_pins0�   " � isp@480bc000 ti,omap3-isp�H ��H �|� ��l ��ports+bandgap@48002524�H%$ti,omap34xx-bandgap ��target-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_core�H �$�sysc��fck+ �H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_iva�H �$�sysc��fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap2ti,sysc�P�rev���fckick+ �P@opp-tableoperating-points-v2-ti-cpu��opp1-125000000 �sY@ ������� ����opp2-250000000 �沀 �g8g8g8 ���� opp3-500000000 ��e �O�O�O� ����opp4-550000000 � �U� �txtxtx ����opp5-600000000 �#�F ��p�p�p ����opp6-720000000 �*�T ��p�p�p ���� thermal-zonescpu_thermal *� @� NN  [tripscpu_alert k8� w��passive�cpu_crit k_� w� �criticalcooling-mapsmap0 � ���������regulator-vddvarioregulator-fixed �vddvario��regulator-vdd33aregulator-fixed�vdd33a��hsusb2_power_regregulator-fixed �hsusb2_vbus�2Z��2Z� m �p ��hsusb2_phyusb-nop-xceiv ��/pdefault~�leds gpio-ledsledb �omap3evm::ledb � �default-onwl12xx_vmmcregulator-fixed�vwl1271�w@�w@ m� �p � �pdefault~��backlightgpio-backlight � �regulator-lcd-3v3regulator-fixed�lcd_3v3�2Z��2Z� �p m���displaysharp,ls037v7dw01 �lcd �� � � ��$ �portendpoint �� memory@80000000|memory�� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-lowline-nameinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthnon-removablecap-power-off-cardinterrupt-namesref-clock-frequencystatus#iommu-cellsti,#tlb-entriesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicestartup-delay-usenable-active-highreset-gpioslabellinux,default-triggervin-supplydefault-onpower-supplyenvdd-supplyenable-gpiosmode-gpios