� ��\E8VL(�V$,rockchip,rk3229-evbrockchip,rk3229!7Rockchip RK3229 Evaluation boardaliases=/serial@11010000E/serial@11020000M/serial@11030000U/spi@11090000cpuscpu@f00Zcpu,arm,cortex-a7fjq���@��psci��cpu@f01Zcpu,arm,cortex-a7fjq��psci��cpu@f02Zcpu,arm,cortex-a7fjq��psci��cpu@f03Zcpu,arm,cortex-a7fjq��psci��opp_table0,operating-points-v2��opp-408000000�Q��~���@�opp-600000000�#�F���opp-816000000�0�,�B@opp-1008000000�<����opp-1200000000�G���txopp-1296000000�M?d�7�opp-1392000000�R�<��opp-1464000000�WB��\�bus ,simple-buspdma@110f0000,arm,pl330arm,primecellf@$�� ;apb_pclk� arm-pmu,arm,cortex-a7-pmu0LMNOGpsci,arm,psci-1.0arm,psci-0.2�smctimer,arm,armv7-timerZ0   ~n6oscillator ,fixed-clock~n6�xin24m��"display-subsystem,rockchip,display-subsystem� i2s1@100b0000(,rockchip,rk3228-i2srockchip,rk3066-i2sf @ ;i2s_clki2s_hclk�Q��  �txrx�default�  �disabledi2s0@100c0000(,rockchip,rk3228-i2srockchip,rk3066-i2sf @ ;i2s_clki2s_hclk�P�� �txrx �disabledspdif@100d0000,rockchip,rk3228-spdiff  �S� ;mclkhclk� �tx�default�  �disabledi2s2@100e0000(,rockchip,rk3228-i2srockchip,rk3066-i2sf@ ;i2s_clki2s_hclk�R�� �txrx �disabledsyscon@11000000&,rockchip,rk3228-grfsysconsimple-mfdf�#io-domains",rockchip,rk3228-io-voltage-domain�okay� �� usb2-phy@760,rockchip,rk3228-usb2phyf` ��;phyclk �usb480m_phy0��okay�:otg-port$;<= otg-bvalidotg-idlinestate�okay�9host-port >  linestate�okay'�;usb2-phy@800,rockchip,rk3228-usb2phyf ��;phyclk �usb480m_phy1��okay�<otg-port D  linestate�okay'�=host-port E  linestate�okay'�>serial@11010000,snps,dw-apb-uartf 7~n6�MU;baudclkapb_pclk�default �2< �disabledserial@11020000,snps,dw-apb-uartf 8~n6�NV;baudclkapb_pclk�default�2< �disabledserial@11030000,snps,dw-apb-uartf 9~n6�OW;baudclkapb_pclk�default�2<�okayefuse@11040000,rockchip,rk3228-efusef �G ;pclk_efuseid@7fcpu_leakage@17fi2c@11050000,rockchip,rk3228-i2cf $;i2c�L�default� �disabledi2c@11060000,rockchip,rk3228-i2cf %;i2c�M�default� �disabledi2c@11070000,rockchip,rk3228-i2cf &;i2c�N�default� �disabledi2c@11080000,rockchip,rk3228-i2cf ';i2c�O�default� �disabledspi@11090000,rockchip,rk3228-spif  1�AR;spiclkapb_pclk�default� �disabledwatchdog@110a0000 ,snps,dw-wdtf  (�b �disabledpwm@110b0000,rockchip,rk3288-pwmf I�^;pwm�default� �disabledpwm@110b0010,rockchip,rk3288-pwmf I�^;pwm�default��okay�Kpwm@110b0020,rockchip,rk3288-pwmf I�^;pwm�default� �okay�Lpwm@110b0030,rockchip,rk3288-pwmf 0I�^;pwm�default�! �disabledtimer@110c0000,,rockchip,rk3228-timerrockchip,rk3288-timerf  + �"a ;timerpclkclock-controller@110e0000,rockchip,rk3228-crufT#�aHn��k��b$~#g��0�,�e�р�рxh��р�рxh��thermal-zonescpu-thermal�d���$tripscpu_alert0�p��apassive�%cpu_alert1�$���apassive�&cpu_crit�_��� acriticalcooling-mapsmap0�%0�����������������map1�&0���������������������������������tsadc@11150000,rockchip,rk3228-tsadcf :�HX;tsadcapb_pclknH~�jW �tsadc-apb�initdefaultsleep�'�('(s�okay?�$hdmi-phy@12030000,rockchip,rk3228-hdmi-phyf�m"�;sysclkrefoclkrefpclk� �hdmiphy_phy �disabled�+gpu@20000000",rockchip,rk3228-maliarm,mali-400f H gpgpmmupp0ppmmu0pp1ppmmu1��� ;buscorej~ �disablediommu@20020800,rockchip,iommuf   ��� ;aclkifaceV �disablediommu@20030480,rockchip,iommuf �@ �@ ��� ;aclkifaceV �disabledvop@20050000,rockchip,rk3228-vopf �  ����;aclk_vopdclk_vophclk_vopjdef �axiahbdclkc) �disabledport� endpoint@0fj*�/iommu@20053f00,rockchip,iommuf ?  ��� ;aclkifaceV �disabled�)rga@20060000(,rockchip,rk3228-rgarockchip,rk3288-rgaf  !����;aclkhclksclkjkmn �coreaxiahbiommu@20070800,rockchip,iommuf  ��� ;aclkifaceV �disabledhdmi@200a0000,rockchip,rk3228-dw-hdmif < #n�z+�l{�;iahbisfrcec�default �,-.j`�hdmi�+�hdmiT# �disabledportsportendpoint@0fj/�*mmc@300000000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcf0@   ��Drv;biuciuciu-driveciu-sample��default �012 �disabledmmc@300100000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcf0@   ��Esw;biuciuciu-driveciu-sample��default �345 �disabledmmc@300200000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcf0@ ~<4`�<4` ��Guy;biuciuciu-driveciu-sample�����default �678jS�reset�okay��usb@300400002,rockchip,rk3228-usbrockchip,rk3066-usbsnps,dwc2f0 ��;otgotg *��@ �9 �usb2-phy�okayusb@30080000 ,generic-ehcif0  ��:�;�usb�okayusb@300a0000 ,generic-ohcif0   ��:�;�usb�okayusb@300c0000 ,generic-ehcif0   ��<�=�usb�okayusb@300e0000 ,generic-ohcif0  ��<�=�usb�okayusb@30100000 ,generic-ehcif0 B ��<�>�usb�okayusb@30120000 ,generic-ohcif0 C ��<�>�usb�okayethernet@30200000,rockchip,rk3228-gmacf0   macirq8�~����oM;stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macj8 �stmmacethT#�okayn}~ z?}9input'@Frgmii�default�A OB_ u'B@�0�interrupt-controller@32010000 ,arm,gic-400�� f22 2@ 2`   �pinctrl,rockchip,rk3228-pinctrlT#gpio0@11110000,rockchip,gpio-bankf 3�@����gpio1@11120000,rockchip,gpio-bankf 4�A����gpio2@11130000,rockchip,gpio-bankf 5�B�����Bgpio3@11140000,rockchip,gpio-bankf 6�C�����Gpcfg-pull-up��Fpcfg-pull-down��Epcfg-pull-none��Dpcfg-pull-none-drv-12ma �Csdmmcsdmmc-clkC�0sdmmc-cmdC�1sdmmc-bus4@CCCC�2sdiosdio-clkC�3sdio-cmdC�4sdio-bus4@CCCC�5emmcemmc-clkD�6emmc-cmdD�7emmc-bus8�DDDDDDDD�8gmacrgmii-pins�D DDCCCC C CDDDD DD�Armii-pins�D DDCC CDDDDphy-pins DDhdmihdmi-hpdE�-hdmii2c-xfer DD�,hdmi-cecD�.i2c0i2c0-xfer DD�i2c1i2c1-xfer DD�i2c2i2c2-xfer DD�i2c3i2c3-xfer DD�spi0spi0-clk F�spi0-cs0F�spi0-tx F�spi0-rx F�spi0-cs1 F�spi1spi1-clkFspi1-cs0Fspi1-rxFspi1-txFspi1-cs1Fi2s1i2s1-bus�D D D D DDDDD� pwm0pwm0-pinD�pwm1pwm1-pinD�pwm2pwm2-pin D� pwm3pwm3-pin D�!spdifspdif-txD� tsadcotp-pinD�'otp-outD�(uart0uart0-xfer DD�uart0-ctsD�uart0-rtsD�uart1uart1-xfer  D D�uart1-ctsDuart1-rts Duart2uart2-xfer FD�uart21-xfer  F Duart2-ctsDuart2-rtsDkeyspwr-keyF�Musbhost-vbus-drvD�Hmemory@60000000Zmemoryf`@dc-12v-regulator,regulator-fixed$dc_12v3GY�q��Jext_gmac ,fixed-clock~sY@ �ext_gmac��?vcc-host-regulator,regulator-fixed� ZG�default�H $vcc_host3G�I�vcc-phy-regulator,regulator-fixed�$vcc_phyYw@qw@3G��@vcc-sys-regulator,regulator-fixed$vcc_sys3GYLK@qLK@�J�Ivccio-1v8-regulator,regulator-fixed $vccio_1v8Yw@qw@3�I�vccio-3v3-regulator,regulator-fixed $vccio_3v3Y2Z�q2Z�3�I� vdd-arm-regulator,pwm-regulator�Ka��I$vdd_armY~�q\�3G�vdd-log-regulator,pwm-regulator�La��I$vdd_logYB@q� 3Ggpio_keys ,gpio-keys��default�Mpower-key�GPIO Key Power �G�t�d� #address-cells#size-cellsinterrupt-parentcompatiblemodelserial0serial1serial2spi0device_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksenable-methodcpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendrangesinterrupts#dma-cellsarm,pl330-periph-burstclock-namesinterrupt-affinityarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsportsdmasdma-namespinctrl-namespinctrl-0statusvccio1-supplyvccio2-supplyvccio4-supplyinterrupt-names#phy-cellsphy-supplyreg-shiftreg-io-width#pwm-cellsrockchip,grf#reset-cellsassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-mode#iommu-cellsiommusremote-endpointassigned-clock-parentsphysphy-namesfifo-depthmax-frequencybus-widthrockchip,default-sample-phasecap-mmc-highspeednon-removabledr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeclock_in_outphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltenable-active-highvin-supplypwmspwm-supplyautorepeatlabelgpioslinux,codedebounce-intervalwakeup-source