� ��>8:( 9�)STMicroelectronics STM32H743i-EVAL board !st,stm32h743i-evalst,stm32h743interrupt-controller@e000e100!arm,armv7m-nvic,AR�� Vtimer@e000e010!arm,armv7m-systickR��^okaye沀soc !simple-busu�timer@40000c00!st,stm32-timerR@ �2�_timer@40002400!st,stm32-lptimerR@$���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledtrigger@0!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledspi@40003800!st,stm32h7-spiR@8�$���� ^disabledspi@40003c00!st,stm32h7-spiR@<�3���� ^disabledserial@40004400!st,stm32h7-uartR@D�& ^disabled��serial@40004800!st,stm32h7-uartR@H�' ^disabled��serial@40004c00!st,stm32h7-uartR@L�4 ^disabled��i2c@40005400!st,stm32f7-i2cR@T� ����^okay��default���i2c@40005800!st,stm32f7-i2cR@X�!"���� ^disabledi2c@40005c00!st,stm32f7-i2cR@\�HI���� ^disableddac@40007400!st,stm32h7-dac-coreR@t�X�pclk ^disableddac@1 !st,stm32-dacR ^disableddac@2 !st,stm32-dacR ^disabledserial@40011000!st,stm32h7-uartR@�%^okay����defaultspi@40013000!st,stm32h7-spiR@0�#���� ^disabledspi@40013400!st,stm32h7-spiR@4�T���� ^disabledspi@40015000!st,stm32h7-spiR@P�U���� ^disableddma-controller@40020000 !st,stm32-dmaR@ � /�A!, ^disabledVdma-controller@40020400 !st,stm32-dmaR@ �89:;<DEF�@!, ^disabledVdma-router@40020800!st,stm32h7-dmamuxR@@9,�F�Aadc@40022000!st,stm32h7-adc-coreR@ ��}�bus,A^okayR^Vadc@0!st,stm32h7-adcRu�^okayjadc@100!st,stm32h7-adcRu� ^disabledusb@40040000!st,stm32f7-hsotgR@�M�|�otgz�  ���@@@@ ^okay� �default�  �usb2-phy�otgusb@40080000!st,stm32f4x9-fsotgR@�e�{�otg ^disableddisplay-controller@50001000!st,stm32-ltdcRP�XY�c���lcd ^disableddma-controller@52000000!st,stm32h7-mdmaRR�z�99, mmc@52007000!arm,pl18xarm,primecell�1�RRp�1�cmd_irq�x �apb_pclk���� '�defaultopendrainsleep�  #-7BNZd^okaymmc@48022400!arm,pl18xarm,primecell�1�RH$�|�cmd_irq�~ �apb_pclk�)�� ' ^disabledinterrupt-controller@58000000!st,stm32h7-exti,ARX4� ()>LVsyscon@58000400!st,stm32-syscfgsysconRXVspi@58001400!st,stm32h7-spiRX�V���� ^disabledi2c@58001c00!st,stm32f7-i2cRX�_`���� ^disabledtimer@58002400!st,stm32-lptimerRX$���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledtrigger@1!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledtimer@58002800!st,stm32-lptimerRX(���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledtrigger@2!st,stm32-lptimer-triggerR ^disabledtimer@58002c00!st,stm32-lptimerRX,���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledtimer@58003000!st,stm32-lptimerRX0���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledregulator@58003c00!st,stm32-vrefbufRX<�mp�`�&%� ^disabledrtc@58004000!st,stm32h7-rtcRX@�l  �pclkrtc_ck� � u� �^okayreset-clock-controller@58024400!st,stm32h743-rccst,stm32-rccRXD�� ��Vpower-config@58024800!st,stm32-power-configsysconRXHVadc@58026000!st,stm32h7-adc-coreRX`����bus,A ^disabledVadc@0!st,stm32h7-adcRu� ^disabledethernet@40028000 !st,stm32-dwmacsnps,dwmac-4.10aR@�� �stmmaceth�=�macirq �stmmacethmac-clk-txmac-clk-rx�>=<�� ^disabled��defaultrmiimdio0!snps,dwmac-mdioethernet-phy@0RVpinctrl@58020000!st,stm32h743-pinctrl �X0u�Vgpio@58020000.>R�VJGPIOA,AW^gpio@58020400.>R�UJGPIOB,AW^gpio@58020800.>R�TJGPIOC,AW^ gpio@58020c00.>R �SJGPIOD,AW^0gpio@58021000.>R�RJGPIOE,AW^@gpio@58021400.>R�QJGPIOF,AW^Pgpio@58021800.>R�PJGPIOG,AW^`gpio@58021c00.>R�OJGPIOH,AW^pgpio@58022000.>R �NJGPIOI,AW^�gpio@58022400.>R$�MJGPIOJ,AW^�gpio@58022800.>R(�LJGPIOK,AW^�i2c1-0Vpinsjq~�rmii-0Vpins$jk m l $ %  !   �sdmmc1-b4-0V pinsj( ) * + , 2 ��qsdmmc1-b4-od-0V pins1j( ) * + , ��qpins2j2 �~qsdmmc1-b4-sleep-0Vpinsj()*+,2sdmmc1-dir-0V pins1 j& ' ���pins2j�sdmmc1-dir-sleep-0Vpinsj&'sdmmc2-b4-0pinsj    6 7 ��qsdmmc2-b4-od-0pins1j    6 ��qpins2j7 �~qsdmmc2-b4-sleep-0pinsj67spi1-0pins1jq��pins2jiquart4-0pins1j q��pins2j� qusart1-0Vpins1jq��pins2jqusart2-0pins1j5q��pins2j6qusart3-0pins1j<q��pins2j;qusbotg-hs-0V pins0jt �          q��clocksclk-hse� !fixed-clocke}x@Vclk-lse� !fixed-clocke�Vi2s_ckin� !fixed-clockeVchosen�root=/dev/ram�serial0:115200n8memory@d0000000�memoryR�aliases�/soc/serial@40011000regulator-vdda!regulator-fixed�vddap2Z��2Z��Vregulator-v2v9_sd!regulator-fixed�v2v9_sdp,@ �,@ �Vusb-phy!usb-nop-xceiv�; �main_clkV  #address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclock-frequencyinterrupt-parentrangesinterruptsclocksclock-names#pwm-cellsresetspinctrl-0pinctrl-namesi2c-scl-rising-time-nsi2c-scl-falling-time-ns#io-channel-cells#dma-cellsst,mem2memdma-requestsdma-channelsdma-mastersvdda-supplyvref-supplyst,adc-channelsg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizephysphy-namesdr_modearm,primecell-periphidinterrupt-namescap-sd-highspeedcap-mmc-highspeedmax-frequencypinctrl-1pinctrl-2broken-cdst,sig-dirst,neg-edgest,use-ckinbus-widthvmmc-supplyregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-parentsst,syscfg#clock-cells#reset-cellsreg-namesst,sysconsnps,pblphy-modephy-handlepins-are-numberedgpio-controller#gpio-cellsst,bank-namengpiosgpio-rangespinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upbootargsstdout-pathdevice_typeserial0regulator-nameregulator-always-on#phy-cells