� ��48�( 8�Egumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap3430ti,omap3 +"7OMAP35xx Gumstix Overo on TobiDuochosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpu��cpu������pmu@54000000arm,cortex-a8-pmuT���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus + � pinmux@30 ti,omap3-padconfpinctrl-single08+��  >�[defaulti��pinmux_uart2_pins s<>@B��pinmux_i2c1_pinss����pinmux_mmc1_pins0s��pinmux_mmc2_pins0s(*,.02��pinmux_w3cbw003c_pinss�l�pinmux_hsusb2_pins@s� � � � � � ���pinmux_twl4030_pinss�A��pinmux_i2c3_pinss����pinmux_uart3_pinssnp��scm_conf@270sysconsimple-busp0+ �p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap��pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+clock@68 ti,clkselh�clock-mcbsp5-mux-fck�ti,composite-mux-clock�mcbsp5_mux_fck��� clock-mcbsp3-mux-fck�ti,composite-mux-clock�mcbsp3_mux_fck��clock-mcbsp4-mux-fck�ti,composite-mux-clock�mcbsp4_mux_fck���mcbsp5_fck�ti,composite-clock� ��clock@4 ti,clksel�clock-mcbsp1-mux-fck�ti,composite-mux-clock�mcbsp1_mux_fck��� clock-mcbsp2-mux-fck�ti,composite-mux-clock�mcbsp2_mux_fck���mcbsp1_fck�ti,composite-clock� ��mcbsp2_fck�ti,composite-clock� ��mcbsp3_fck�ti,composite-clock���mcbsp4_fck�ti,composite-clock���clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+��  >�pinmux_twl4030_vpins s��target-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `L�revsyscsyss ��ick+ �H ` aes1@0 ti,omap3-aesP�,  1txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PL�revsyscsyss ��ick+ �H P aes2@0 ti,omap3-aesP�,AB1txrxprm@48306000 ti,omap3-prmH0`@� clocks+virt_16_8m_ck� fixed-clock;Y�osc_sys_ck@d40� ti,mux-clock� @�sys_ck@1270�ti,divider-clock��KpV�!sys_clkout1@d70�ti,gate-clock� p�dpll3_x2_ck�fixed-factor-clock�mxdpll3_m2x2_ck�fixed-factor-clock�mx� dpll4_x2_ck�fixed-factor-clock�mxcorex2_fck�fixed-factor-clock� mx�"wkup_l4_ick�fixed-factor-clock�!mx�acorex2_d3_fck�fixed-factor-clock�"mx��corex2_d5_fck�fixed-factor-clock�"mx��clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk� fixed-clock;omap_32k_fck� fixed-clock;��Gvirt_12m_ck� fixed-clock;��virt_13m_ck� fixed-clock;�]@�virt_19200000_ck� fixed-clock;$��virt_26000000_ck� fixed-clock;����virt_38_4m_ck� fixed-clock;I��dpll4_ck@d00�ti,omap3-dpll-per-clock�!! D 0�dpll4_m2_ck@d48�ti,divider-clock�K? HV�#dpll4_m2x2_mul_ck�fixed-factor-clock�#mx�$dpll4_m2x2_ck@d00�ti,gate-clock�$� ��%omap_96m_alwon_fck�fixed-factor-clock�%mx�1dpll3_ck@d00�ti,omap3-dpll-core-clock�!! @ 0�clock@1140 ti,clksel@�clock-dpll3-m3�ti,divider-clock �dpll3_m3_ck��KV�+clock-dpll4-m6�ti,divider-clock �dpll4_m6_ck��K?V�=clock-emu-src-mux� ti,mux-clock�emu_src_mux_ck�!&'(�uclock-pclk-fck�ti,divider-clock �pclk_fck�)�KVclock-pclkx2-fck�ti,divider-clock �pclkx2_fck�)�KVclock-atclk-fck�ti,divider-clock �atclk_fck�)�KVclock-traceclk-src-fck� ti,mux-clock�traceclk_src_fck�!&'(��*clock-traceclk-fck�ti,divider-clock �traceclk_fck�*� KVdpll3_m3x2_mul_ck�fixed-factor-clock�+mx�,dpll3_m3x2_ck@d00�ti,gate-clock�,�  ��-emu_core_alwon_ck�fixed-factor-clock�-mx�&sys_altclk� fixed-clock;�4mcbsp_clks� fixed-clock;�core_ck�fixed-factor-clock�mx�.dpll1_fck@940�ti,divider-clock�.�K @V�/dpll1_ck@904�ti,omap3-dpll-clock�!/  $ @ 4�dpll1_x2_ck�fixed-factor-clock�mx�0dpll1_x2m2_ck@944�ti,divider-clock�0K DV�Dcm_96m_fck�fixed-factor-clock�1mx�2clock@d40 ti,clksel @�clock-dpll3-m2�ti,divider-clock �dpll3_m2_ck��KV�clock-omap-96m-fck� ti,mux-clock �omap_96m_fck�2!��Xclock-omap-54m-fck� ti,mux-clock �omap_54m_fck�34��@clock-omap-48m-fck� ti,mux-clock �omap_48m_fck�54��8clock@e40 ti,clksel@�clock-dpll4-m3�ti,divider-clock �dpll4_m3_ck��K V�6clock-dpll4-m4�ti,divider-clock �dpll4_m4_ck�KV�9dpll4_m3x2_mul_ck�fixed-factor-clock�6mx�7dpll4_m3x2_ck@d00�ti,gate-clock�7� ��3cm_96m_d2_fck�fixed-factor-clock�2mx�5omap_12m_fck�fixed-factor-clock�8mx�Ydpll4_m4x2_mul_ck�ti,fixed-factor-clock�9����:dpll4_m4x2_ck@d00�ti,gate-clock�:� ���]dpll4_m5_ck@f40�ti,divider-clock�K?@V�;dpll4_m5x2_mul_ck�ti,fixed-factor-clock�;����<dpll4_m5x2_ck@d00�ti,gate-clock�<� ���ydpll4_m6x2_mul_ck�fixed-factor-clock�=mx�>dpll4_m6x2_ck@d00�ti,gate-clock�>� ��?emu_per_alwon_ck�fixed-factor-clock�?mx�'clock@d70 ti,clksel p�clock-clkout2-src-gate� ti,composite-no-wait-gate-clock�clkout2_src_gate_ck�.��Bclock-clkout2-src-mux�ti,composite-mux-clock�clkout2_src_mux_ck�.!2@�Cclock-sys-clkout2�ti,divider-clock �sys_clkout2�A�K@�clkout2_src_ck�ti,composite-clock�BC�Ampu_ck�fixed-factor-clock�Dmx�Earm_fck@924�ti,divider-clock�E $Kemu_mpu_alwon_ck�fixed-factor-clock�Emx�(clock@a40 ti,clksel @�clock-l3-ick�ti,divider-clock�l3_ick�.KV�Fclock-l4-ick�ti,divider-clock�l4_ick�F�KV�Hclock-gpt10-mux-fck�ti,composite-mux-clock�gpt10_mux_fck�G!��Uclock-gpt11-mux-fck�ti,composite-mux-clock�gpt11_mux_fck�G!��Wclock-ssi-ssr-div-fck-3430es2�ti,composite-divider-clock�ssi_ssr_div_fck_3430es2�"�$��~clock@c40 ti,clksel @�clock-rm-ick�ti,divider-clock�rm_ick�H�KVclock-gpt1-mux-fck�ti,composite-mux-clock �gpt1_mux_fck�G!�`clock-usim-mux-fck�ti,composite-mux-clock �usim_mux_fck(�!IJKLMNOPQ�V��clock@a00 ti,clksel �clock-gpt10-gate-fck�ti,composite-gate-clock�gpt10_gate_fck�!� �Tclock-gpt11-gate-fck�ti,composite-gate-clock�gpt11_gate_fck�!� �Vclock-mmchs2-fck�ti,wait-gate-clock �mmchs2_fck����clock-mmchs1-fck�ti,wait-gate-clock �mmchs1_fck����clock-i2c3-fck�ti,wait-gate-clock �i2c3_fck����clock-i2c2-fck�ti,wait-gate-clock �i2c2_fck����clock-i2c1-fck�ti,wait-gate-clock �i2c1_fck����clock-mcbsp5-gate-fck�ti,composite-gate-clock�mcbsp5_gate_fck�� � clock-mcbsp1-gate-fck�ti,composite-gate-clock�mcbsp1_gate_fck�� � clock-mcspi4-fck�ti,wait-gate-clock �mcspi4_fck�R���clock-mcspi3-fck�ti,wait-gate-clock �mcspi3_fck�R���clock-mcspi2-fck�ti,wait-gate-clock �mcspi2_fck�R���clock-mcspi1-fck�ti,wait-gate-clock �mcspi1_fck�R���clock-uart2-fck�ti,wait-gate-clock �uart2_fck�R���clock-uart1-fck�ti,wait-gate-clock �uart1_fck�R� ��clock-hdq-fck�ti,wait-gate-clock�hdq_fck�S���clock-modem-fck�ti,omap3-interface-clock �modem_fck�!���clock-mspro-fck�ti,wait-gate-clock �mspro_fck��clock-ssi-ssr-gate-fck-3430es2� ti,composite-no-wait-gate-clock�ssi_ssr_gate_fck_3430es2�"��}clock-mmchs3-fck�ti,wait-gate-clock �mmchs3_fck����gpt10_fck�ti,composite-clock�TUgpt11_fck�ti,composite-clock�VWcore_96m_fck�fixed-factor-clock�Xmx�core_48m_fck�fixed-factor-clock�8mx�Rcore_12m_fck�fixed-factor-clock�Ymx�Score_l3_ick�fixed-factor-clock�Fmx�Zclock@a10 ti,clksel �clock-sdrc-ick�ti,wait-gate-clock �sdrc_ick�Z���clock-mmchs2-ick�ti,omap3-interface-clock �mmchs2_ick�[���clock-mmchs1-ick�ti,omap3-interface-clock �mmchs1_ick�[���clock-hdq-ick�ti,omap3-interface-clock�hdq_ick�[���clock-mcspi4-ick�ti,omap3-interface-clock �mcspi4_ick�[���clock-mcspi3-ick�ti,omap3-interface-clock �mcspi3_ick�[���clock-mcspi2-ick�ti,omap3-interface-clock �mcspi2_ick�[���clock-mcspi1-ick�ti,omap3-interface-clock �mcspi1_ick�[���clock-i2c3-ick�ti,omap3-interface-clock �i2c3_ick�[���clock-i2c2-ick�ti,omap3-interface-clock �i2c2_ick�[���clock-i2c1-ick�ti,omap3-interface-clock �i2c1_ick�[���clock-uart2-ick�ti,omap3-interface-clock �uart2_ick�[���clock-uart1-ick�ti,omap3-interface-clock �uart1_ick�[� ��clock-gpt11-ick�ti,omap3-interface-clock �gpt11_ick�[� ��clock-gpt10-ick�ti,omap3-interface-clock �gpt10_ick�[� ��clock-mcbsp5-ick�ti,omap3-interface-clock �mcbsp5_ick�[� ��clock-mcbsp1-ick�ti,omap3-interface-clock �mcbsp1_ick�[� ��clock-omapctrl-ick�ti,omap3-interface-clock �omapctrl_ick�[���clock-aes2-ick�ti,omap3-interface-clock �aes2_ick�[��clock-sha12-ick�ti,omap3-interface-clock �sha12_ick�[���clock-icr-ick�ti,omap3-interface-clock�icr_ick�[�clock-des2-ick�ti,omap3-interface-clock �des2_ick�[�clock-mspro-ick�ti,omap3-interface-clock �mspro_ick�[�clock-mailboxes-ick�ti,omap3-interface-clock�mailboxes_ick�[�clock-sad2d-ick�ti,omap3-interface-clock �sad2d_ick�F���clock-hsotgusb-ick-3430es2�"ti,omap3-hsotgusb-interface-clock�hsotgusb_ick_3430es2�Z���clock-ssi-ick-3430es2�ti,omap3-ssi-interface-clock�ssi_ick_3430es2�\�� clock-mmchs3-ick�ti,omap3-interface-clock �mmchs3_ick�[���gpmc_fck�fixed-factor-clock�Zmxcore_l4_ick�fixed-factor-clock�Hmx�[clock@e00 ti,clksel�clock-dss-tv-fck�ti,gate-clock �dss_tv_fck�@���clock-dss-96m-fck�ti,gate-clock �dss_96m_fck�X���clock-dss2-alwon-fck�ti,gate-clock�dss2_alwon_fck�!���clock-dss1-alwon-fck-3430es2�ti,dss-gate-clock�dss1_alwon_fck_3430es2�]����dummy_ck� fixed-clock;clock@c00 ti,clksel �clock-gpt1-gate-fck�ti,composite-gate-clock�gpt1_gate_fck�!��_clock-gpio1-dbck�ti,gate-clock �gpio1_dbck�^���clock-wdt2-fck�ti,wait-gate-clock �wdt2_fck�^���clock-sr1-fck�ti,wait-gate-clock�sr1_fck�!�� clock-sr2-fck�ti,wait-gate-clock�sr2_fck�!�� clock-usim-gate-fck�ti,composite-gate-clock�usim_gate_fck�X� ��gpt1_fck�ti,composite-clock�_`��wkup_32k_fck�fixed-factor-clock�Gmx�^clock@c10 ti,clksel �clock-wdt2-ick�ti,omap3-interface-clock �wdt2_ick�a���clock-wdt1-ick�ti,omap3-interface-clock �wdt1_ick�a���clock-gpio1-ick�ti,omap3-interface-clock �gpio1_ick�a���clock-omap-32ksync-ick�ti,omap3-interface-clock�omap_32ksync_ick�a���clock-gpt12-ick�ti,omap3-interface-clock �gpt12_ick�a���clock-gpt1-ick�ti,omap3-interface-clock �gpt1_ick�a���clock-usim-ick�ti,omap3-interface-clock �usim_ick�a� ��per_96m_fck�fixed-factor-clock�1mx�per_48m_fck�fixed-factor-clock�8mx�bclock@1000 ti,clksel�clock-uart3-fck�ti,wait-gate-clock �uart3_fck�b� ��clock-gpt2-gate-fck�ti,composite-gate-clock�gpt2_gate_fck�!��dclock-gpt3-gate-fck�ti,composite-gate-clock�gpt3_gate_fck�!��fclock-gpt4-gate-fck�ti,composite-gate-clock�gpt4_gate_fck�!��hclock-gpt5-gate-fck�ti,composite-gate-clock�gpt5_gate_fck�!��jclock-gpt6-gate-fck�ti,composite-gate-clock�gpt6_gate_fck�!��lclock-gpt7-gate-fck�ti,composite-gate-clock�gpt7_gate_fck�!��nclock-gpt8-gate-fck�ti,composite-gate-clock�gpt8_gate_fck�!� �pclock-gpt9-gate-fck�ti,composite-gate-clock�gpt9_gate_fck�!� �rclock-gpio6-dbck�ti,gate-clock �gpio6_dbck�c���clock-gpio5-dbck�ti,gate-clock �gpio5_dbck�c���clock-gpio4-dbck�ti,gate-clock �gpio4_dbck�c���clock-gpio3-dbck�ti,gate-clock �gpio3_dbck�c���clock-gpio2-dbck�ti,gate-clock �gpio2_dbck�c� ��clock-wdt3-fck�ti,wait-gate-clock �wdt3_fck�c� ��clock-mcbsp2-gate-fck�ti,composite-gate-clock�mcbsp2_gate_fck��� clock-mcbsp3-gate-fck�ti,composite-gate-clock�mcbsp3_gate_fck���clock-mcbsp4-gate-fck�ti,composite-gate-clock�mcbsp4_gate_fck���clock@1040 ti,clksel@�clock-gpt2-mux-fck�ti,composite-mux-clock �gpt2_mux_fck�G!�eclock-gpt3-mux-fck�ti,composite-mux-clock �gpt3_mux_fck�G!��gclock-gpt4-mux-fck�ti,composite-mux-clock �gpt4_mux_fck�G!��iclock-gpt5-mux-fck�ti,composite-mux-clock �gpt5_mux_fck�G!��kclock-gpt6-mux-fck�ti,composite-mux-clock �gpt6_mux_fck�G!��mclock-gpt7-mux-fck�ti,composite-mux-clock �gpt7_mux_fck�G!��oclock-gpt8-mux-fck�ti,composite-mux-clock �gpt8_mux_fck�G!��qclock-gpt9-mux-fck�ti,composite-mux-clock �gpt9_mux_fck�G!��sgpt2_fck�ti,composite-clock�de��gpt3_fck�ti,composite-clock�fggpt4_fck�ti,composite-clock�higpt5_fck�ti,composite-clock�jkgpt6_fck�ti,composite-clock�lmgpt7_fck�ti,composite-clock�nogpt8_fck�ti,composite-clock�pqgpt9_fck�ti,composite-clock�rsper_32k_alwon_fck�fixed-factor-clock�Gmx�cper_l4_ick�fixed-factor-clock�Hmx�tclock@1010 ti,clksel�clock-gpio6-ick�ti,omap3-interface-clock �gpio6_ick�t���clock-gpio5-ick�ti,omap3-interface-clock �gpio5_ick�t���clock-gpio4-ick�ti,omap3-interface-clock �gpio4_ick�t���clock-gpio3-ick�ti,omap3-interface-clock �gpio3_ick�t���clock-gpio2-ick�ti,omap3-interface-clock �gpio2_ick�t� ��clock-wdt3-ick�ti,omap3-interface-clock �wdt3_ick�t� ��clock-uart3-ick�ti,omap3-interface-clock �uart3_ick�t� ��clock-uart4-ick�ti,omap3-interface-clock �uart4_ick�t���clock-gpt9-ick�ti,omap3-interface-clock �gpt9_ick�t� ��clock-gpt8-ick�ti,omap3-interface-clock �gpt8_ick�t� ��clock-gpt7-ick�ti,omap3-interface-clock �gpt7_ick�t���clock-gpt6-ick�ti,omap3-interface-clock �gpt6_ick�t���clock-gpt5-ick�ti,omap3-interface-clock �gpt5_ick�t���clock-gpt4-ick�ti,omap3-interface-clock �gpt4_ick�t���clock-gpt3-ick�ti,omap3-interface-clock �gpt3_ick�t���clock-gpt2-ick�ti,omap3-interface-clock �gpt2_ick�t���clock-mcbsp2-ick�ti,omap3-interface-clock �mcbsp2_ick�t���clock-mcbsp3-ick�ti,omap3-interface-clock �mcbsp3_ick�t���clock-mcbsp4-ick�ti,omap3-interface-clock �mcbsp4_ick�t���emu_src_ck�ti,clkdm-gate-clock�u�)secure_32k_fck� fixed-clock;��vgpt12_fck�fixed-factor-clock�vmx�wdt1_fck�fixed-factor-clock�vmxsecurity_l4_ick2�fixed-factor-clock�Hmx�wclock@a14 ti,clksel �clock-aes1-ick�ti,omap3-interface-clock �aes1_ick�w��clock-rng-ick�ti,omap3-interface-clock�rng_ick�w���clock-sha11-ick�ti,omap3-interface-clock �sha11_ick�w�clock-des1-ick�ti,omap3-interface-clock �des1_ick�w�clock-pka-ick�ti,omap3-interface-clock�pka_ick�x�clock@f00 ti,clksel�clock-cam-mclk�ti,gate-clock �cam_mclk�y��clock-csi2-96m-fck�ti,gate-clock �csi2_96m_fck����cam_ick@f10�!ti,omap3-no-wait-interface-clock�H���security_l3_ick�fixed-factor-clock�Fmx�xssi_l4_ick�fixed-factor-clock�Hmx�\sr_l4_ick�fixed-factor-clock�Hmxdpll2_fck@40�ti,divider-clock�.�K@V�zdpll2_ck@4�ti,omap3-dpll-clock�!z$@4���{dpll2_m2_ck@44�ti,divider-clock�{KDV�|iva2_ck@0�ti,wait-gate-clock�|���clock@a18 ti,clksel �clock-mad2d-ick�ti,omap3-interface-clock �mad2d_ick�F���clock-usbtll-ick�ti,omap3-interface-clock �usbtll_ick�[���ssi_ssr_fck_3430es2�ti,composite-clock�}~�ssi_sst_fck_3430es2�fixed-factor-clock�mx�sys_d2_ck�fixed-factor-clock�!mx�Iomap_96m_d2_fck�fixed-factor-clock�Xmx�Jomap_96m_d4_fck�fixed-factor-clock�Xmx�Komap_96m_d8_fck�fixed-factor-clock�Xmx�Lomap_96m_d10_fck�fixed-factor-clock�Xmx �Mdpll5_m2_d4_ck�fixed-factor-clock��mx�Ndpll5_m2_d8_ck�fixed-factor-clock��mx�Odpll5_m2_d16_ck�fixed-factor-clock��mx�Pdpll5_m2_d20_ck�fixed-factor-clock��mx�Qusim_fck�ti,composite-clock���dpll5_ck@d04�ti,omap3-dpll-clock�!!  $ L 4����dpll5_m2_ck@d50�ti,divider-clock��K PV��sgx_gate_fck@b00�ti,composite-gate-clock�.� ��core_d3_ck�fixed-factor-clock�.mx��core_d4_ck�fixed-factor-clock�.mx��core_d6_ck�fixed-factor-clock�.mx��omap_192m_alwon_fck�fixed-factor-clock�%mx��core_d2_ck�fixed-factor-clock�.mx��sgx_mux_fck@b40�ti,composite-mux-clock ����2���� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�F ���cpefuse_fck@a08�ti,gate-clock�! ���ts_fck@a08�ti,gate-clock�G ���usbtll_fck@a08�ti,wait-gate-clock�� ���dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�H���usbhost_120m_fck@1400�ti,gate-clock�����usbhost_48m_fck@1400�ti,dss-gate-clock�8���usbhost_ick@1410�ti,omap3-dss-interface-clock�H���clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�)dpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�{d2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,syscH2H2 �revsysc�^��fckick+ �H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intc �H �target-module@48056000ti,sysc-omap2ti,syscH`H`,H`(�revsyscsyss#  �Z�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdma� $/ <`�gpio@48310000ti,omap3-gpioH1��gpio1I[k ��gpio@49050000ti,omap3-gpioI��gpio2[k ��gpio@49052000ti,omap3-gpioI ��gpio3[k ��gpio@49054000ti,omap3-gpioI@� �gpio4[k �gpio@49056000ti,omap3-gpioI`�!�gpio5[k �gpio@49058000ti,omap3-gpioI��"�gpio6[k ��serial@4806a000ti,omap3-uartH� wH,121txrx�uart1;�lserial@4806c000ti,omap3-uartH�wI,341txrx�uart2;�l[defaulti�serial@49020000ti,omap3-uartIwJ�n,561txrx�uart3;�l[defaulti�i2c@48070000 ti,omap3-i2cH��8+�i2c1[defaulti�;'�@twl@48H�  ti,twl4030 �[defaulti��audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@regulator-vsimti,twl4030-vsim�w@�-��gpioti,twl4030-gpio[k ��twl4030-usbti,twl4030-usb� ���������pwmti,twl4030-pwmpwmledti,twl4030-pwmled�pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad� madcti,twl4030-madc�.��i2c@48072000 ti,omap3-i2cH ��9+�i2c2 @disabledi2c@48060000 ti,omap3-i2cH��=+�i2c3[defaulti�;��eeprom@51 atmel,24c01QGlis33de@1dst,lis33dest,lis3lv02dP�[�i{�� � � ���-<KxZxi�x&�&�� @disabledmailbox@48094000ti,omap3-mailbox�mailboxH @����mbox-dsp � �spi@48098000ti,omap2-mcspiH ��A+�mcspi1�@,#$%&'()* 1tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH ��B+�mcspi2� ,+,-.1tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH ��[+�mcspi3� ,1tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH ��0+�mcspi4�,FG1tx0rx01w@480b2000 ti,omap3-1wH �:�hdq1wmmc@4809c000ti,omap3-hsmmcH ��S�mmc1�,=>1txrx�[defaulti��mmc@480b4000ti,omap3-hsmmcH @�V�mmc2,/01txrx[defaulti��)�6Cmmc@480ad000ti,omap3-hsmmcH ��^�mmc3,MN1txrx @disabledmmu@480bd400Qti,omap2-iommuH ����mmu_isp^� mmu@5d000000Qti,omap2-iommu]���mmu_iva @disabledwdt@48314000 ti,omap3-wdtH1@� �wd_timer2mcbsp@48074000ti,omap3-mcbspH@��mpu �;< ncommontxrx~��mcbsp1, 1txrx���fck @disabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H D�revsyscsyss���ick+ �H rng@0 ti,omap2-rng �4mcbsp@49022000ti,omap3-mcbspI �I�� �mpusidetone�>?ncommontxrxsidetone~�mcbsp2mcbsp2_sidetone,!"1txrx����fckick@okay�mcbsp@49024000ti,omap3-mcbspI@�I�� �mpusidetone�YZncommontxrxsidetone~��mcbsp3mcbsp3_sidetone,1txrx����fckick @disabledmcbsp@49026000ti,omap3-mcbspI`��mpu �67 ncommontxrx~��mcbsp4,1txrx���fck� @disabledmcbsp@48096000ti,omap3-mcbspH `��mpu �QR ncommontxrx~��mcbsp5,1txrx���fck @disabledsham@480c3000ti,omap3-sham�shamH 0d�1,E1rxtarget-module@48318000ti,sysc-omap2-timerti,syscH1�H1�H1��revsyscsyss' ����fckick+ �H1���timer@0ti,omap3430-timer����fck�%����Gtarget-module@49032000ti,sysc-omap2-timerti,syscI I I �revsyscsyss' ����fckick+ �I timer@0ti,omap3430-timer�&timer@49034000ti,omap3430-timerI@�'�timer3timer@49036000ti,omap3430-timerI`�(�timer4timer@49038000ti,omap3430-timerI��)�timer5�timer@4903a000ti,omap3430-timerI��*�timer6�timer@4903c000ti,omap3430-timerI��+�timer7�timer@4903e000ti,omap3430-timerI��,�timer8�timer@49040000ti,omap3430-timerI�-�timer9timer@48086000ti,omap3430-timerH`�.�timer10timer@48088000ti,omap3430-timerH��/�timer11target-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@�revsyscsyss' ���fckick+ �H0@timer@0ti,omap3430-timer�_� usbhstll@48062000 ti,usbhs-tllH �N �usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ �usb_host_hs+� ehci-phyohci@48064400ti,ohci-omap3HD�L(ehci@48064800 ti,ehci-omapHH�M@gpmc@6e000000ti,omap3430-gpmc�gpmcn��,1rxtxEQ+ �[k0�0+,�nand@0,0ti,omap2-nandcmicron,mt29c4g96maz  �r��bch8���,�,��",(*69@HRYRj(|+partition@0�SPLpartition@80000�U-Bootpartition@1c0000 �Environment$partition@280000�Kernel(�partition@780000 �Filesystem�ethernet@gpmcsmsc,lan9221smsc,lan9115����*�$��  �**�$H<Y69$�� |j*  8 R b p } � �ethernet@4,0smsc,lan9221smsc,lan9115����*�$��  �**�$H<Y69$�� |j*  8 R b p } � �usb_otg_hs@480ab000ti,omap3-musbH ��\]nmcdma �usb_otg_hs � � �  � �@ �usb2-phy� �2dss@48050000 ti,omap3-dssH @disabled �dss_core���fck+�dispc@48050400ti,omap3-dispcH� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsiH�H�@H� �protophypll� @disabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbiH @disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-vencH  @disabled �dss_venc���fckssi-controller@48058000 ti,omap3-ssi�ssi@okayH�H��sysgdd�Gngdd_mpu+� �  �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH�H��txrx�CDssi-port@4805b000ti,omap3-ssi-portH�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%�$+��  >�[defaulti pinmux_hsusb2_2_pins0s   " � pinmux_w3cbw003c_2_pinss�isp@480bc000 ti,omap3-ispH ��H �|� � �l ��ports+bandgap@48002524H%$ti,omap34xx-bandgap ��target-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_coreH �$�sysc� �fck+ �H �smartreflex@0ti,omap3-smartreflex-core�target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_ivaH �$�sysc� �fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva�target-module@50000000ti,sysc-omap2ti,syscP�rev���fckick+ �P@opp-tableoperating-points-v2-ti-cpu��opp1-125000000 �sY@ ������ ����opp2-250000000 �沀 g8g8g8 ���� %opp3-500000000 ��e O�O�O� ����opp4-550000000 � �U� txtxtx ����opp5-600000000 �#�F �p�p�p ����opp6-720000000 �*�T �p�p�p ���� 1thermal-zonescpu-thermal <� R� `N  mtripscpu_alert }8� ��zpassive�cpu_crit }_� �� zcriticalcooling-mapsmap0 � ���������memory@0smemoryled-controller pwm-ledsled-1�overo:blue:COM �w5� � �mmc0soundti,omap-twl4030 �overo �hsusb2_power_regregulator-fixed �hsusb2_vbus�LK@�LK@ � �p ��hsusb2_phyusb-nop-xceiv  ��regulator-w3cbw003c-npoweronregulator-fixed�regulator-w3cbw003c-npoweron�2Z��2Z� � ���regulator-w3cbw003c-wifi-nreset[defaultiregulator-fixed �regulator-w3cbw003c-wifi-nreset�2Z��2Z� � �'��lis33-3v3-regregulator-fixed�lis33-3v3-reg�2Z��2Z���lis33-1v8-regregulator-fixed�lis33-1v8-reg�w@�w@��regulator-vddvarioregulator-fixed �vddvario $�regulator-vdd33aregulator-fixed�vdd33a $� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicepwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on