� ��uN8j( 6i�"ti,omap4-sdpti,omap4430ti,omap4 +7TI OMAP4 SDP boardchosenaliases?=/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?B/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?G/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0EL/ocp/interconnect@48000000/segment@200000/target-module@150000/i2c@0?Q/ocp/interconnect@48000000/segment@0/target-module@9c000/mmc@0?V/ocp/interconnect@48000000/segment@0/target-module@b4000/mmc@0?[/ocp/interconnect@48000000/segment@0/target-module@ad000/mmc@0?`/ocp/interconnect@48000000/segment@0/target-module@d1000/mmc@0?e/ocp/interconnect@48000000/segment@0/target-module@d5000/mmc@0Bj/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0Br/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0Bz/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0 �/ocp/dsp�/ocp/ipu@55020000G�/ocp/target-module@58000000/dss@0/target-module@4000/encoder@0/panel@0G�/ocp/target-module@58000000/dss@0/target-module@5000/encoder@0/panel@0 �/connectorcpus+cpu@0arm,cortex-a9�cpu����cpu��� ����� '�O� 5�a���cpu@1arm,cortex-a9�cpu��sram@40304000 mmio-sram�@0@��interrupt-controller@48241000arm,cortex-a9-gic2�H$H$ cache-controller@48242000arm,pl310-cache�H$ CQlocal-timer@48240600arm,cortex-a9-twd-timer��H$  ]  interrupt-controller@48281000ti,omap4-wugen-mpu2�H( ocpsimple-pm-bush$� +vl3-noc@44000000ti,omap4-l3-noc�DD� E]  interconnect@4a300000ti,omap4-l4-wkupsimple-pm-bush  � �fck�J0J0J0 }aplaia0+$vJ0J1J2segment@0simple-pm-bus+�v`` ������@@PP����target-module@4000ti,sysc-omap2ti,sysc�@@ }revsysc� � 0�fck+ v@counter@0ti,omap-counter32k� target-module@6000ti,sysc-omap4ti,sysc�`}rev+ v` prm@0ti,omap4-prmsimple-bus�  ] + v clocks+sys_clkin_ck@110� ti,mux-clock �sys_clkin_ck� ��abe_dpll_bypass_clk_mux_ck@108� ti,mux-clock�abe_dpll_bypass_clk_mux_ck���9abe_dpll_refclk_mux_ck@10c� ti,mux-clock�abe_dpll_refclk_mux_ck�� 8dbgclk_mux_ck�fixed-factor-clock�dbgclk_mux_ck���l4_wkup_clk_mux_ck@108� ti,mux-clock�l4_wkup_clk_mux_ck��syc_clk_div_ck@100�ti,divider-clock�syc_clk_div_ck����usim_ck@1858�ti,divider-clock�usim_ck���X�usim_fclk@1858�ti,gate-clock �usim_fclk���Xtrace_clk_div_ck�ti,clkdm-gate-clock�trace_clk_div_ck �bandgap_fclk@1888�ti,gate-clock �bandgap_fclk����clockdomainsemu_sys_clkdmti,clockdomain�emu_sys_clkdm�l4_wkup_cm@1800 ti,omap4-cm �l4_wkup_cm�+ vclk@20 ti,clkctrl�l4_wkup_clkctrl� \� emu_sys_cm@1a00 ti,omap4-cm �emu_sys_cm�+ vclk@20 ti,clkctrl�emu_sys_clkctrl� �prm@300#ti,omap4-prm-instti,omap-prm-inst��prm@400#ti,omap4-prm-instti,omap-prm-inst�cprm@500#ti,omap4-prm-instti,omap-prm-inst��prm@600#ti,omap4-prm-instti,omap-prm-inst�prm@700#ti,omap4-prm-instti,omap-prm-inst�4prm@f00#ti,omap4-prm-instti,omap-prm-inst��prm@1000#ti,omap4-prm-instti,omap-prm-inst��prm@1100#ti,omap4-prm-instti,omap-prm-inst�@�prm@1200#ti,omap4-prm-instti,omap-prm-inst��prm@1300#ti,omap4-prm-instti,omap-prm-inst�prm@1400#ti,omap4-prm-instti,omap-prm-inst�prm@1600#ti,omap4-prm-instti,omap-prm-inst�prm@1700#ti,omap4-prm-instti,omap-prm-inst� prm@1900#ti,omap4-prm-instti,omap-prm-inst��prm@1b00#ti,omap4-prm-instti,omap-prm-inst�@target-module@a000ti,sysc-omap4ti,sysc��}rev+ v�scrm@0ti,omap4-scrm� clocks+auxclk0_src_gate_ck@310� ti,composite-no-wait-gate-clock�auxclk0_src_gate_ck���auxclk0_src_mux_ck@310�ti,composite-mux-clock�auxclk0_src_mux_ck ���auxclk0_src_ck�ti,composite-clock�auxclk0_src_ck�auxclk0_ck@310�ti,divider-clock �auxclk0_ck����.auxclk1_src_gate_ck@314� ti,composite-no-wait-gate-clock�auxclk1_src_gate_ck���auxclk1_src_mux_ck@314�ti,composite-mux-clock�auxclk1_src_mux_ck ��� auxclk1_src_ck�ti,composite-clock�auxclk1_src_ck� !auxclk1_ck@314�ti,divider-clock �auxclk1_ck�!���/auxclk2_src_gate_ck@318� ti,composite-no-wait-gate-clock�auxclk2_src_gate_ck���"auxclk2_src_mux_ck@318�ti,composite-mux-clock�auxclk2_src_mux_ck ���#auxclk2_src_ck�ti,composite-clock�auxclk2_src_ck�"#$auxclk2_ck@318�ti,divider-clock �auxclk2_ck�$���0auxclk3_src_gate_ck@31c� ti,composite-no-wait-gate-clock�auxclk3_src_gate_ck���%auxclk3_src_mux_ck@31c�ti,composite-mux-clock�auxclk3_src_mux_ck ���&auxclk3_src_ck�ti,composite-clock�auxclk3_src_ck�%&'auxclk3_ck@31c�ti,divider-clock �auxclk3_ck�'���1auxclk4_src_gate_ck@320� ti,composite-no-wait-gate-clock�auxclk4_src_gate_ck��� (auxclk4_src_mux_ck@320�ti,composite-mux-clock�auxclk4_src_mux_ck ��� )auxclk4_src_ck�ti,composite-clock�auxclk4_src_ck�()*auxclk4_ck@320�ti,divider-clock �auxclk4_ck�*��� 2auxclk5_src_gate_ck@324� ti,composite-no-wait-gate-clock�auxclk5_src_gate_ck���$+auxclk5_src_mux_ck@324�ti,composite-mux-clock�auxclk5_src_mux_ck ���$,auxclk5_src_ck�ti,composite-clock�auxclk5_src_ck�+,-auxclk5_ck@324�ti,divider-clock �auxclk5_ck�-���$3auxclkreq0_ck@210� ti,mux-clock�auxclkreq0_ck�./0123��auxclkreq1_ck@214� ti,mux-clock�auxclkreq1_ck�./0123��auxclkreq2_ck@218� ti,mux-clock�auxclkreq2_ck�./0123��auxclkreq3_ck@21c� ti,mux-clock�auxclkreq3_ck�./0123��auxclkreq4_ck@220� ti,mux-clock�auxclkreq4_ck�./0123�� auxclkreq5_ck@224� ti,mux-clock�auxclkreq5_ck�./0123��$clockdomainstarget-module@c000ti,sysc-omap4ti,sysc��� }revsysc�+ v�scm@c000ti,omap4-scm-wkup��segment@10000simple-pm-bus+xv@@PP������������target-module@0ti,sysc-omap2ti,sysc�}revsyscsyss&�3�   �fckdbclk+ vgpio@0ti,omap4-gpio� ]@Rb2�target-module@4000ti,sysc-omap2ti,sysc�@@@}revsyscsyss&"�3 � �fck+ v@wdt@0ti,omap4-wdtti,omap3-wdt�� ]Ptarget-module@8000ti,sysc-omap2-timerti,sysc����}revsyscsyss&' �3 � �fck+ v�n�timer@0ti,omap3430-timer��� �fcktimer_sys_ck ]%� � �target-module@c000ti,sysc-omap2ti,sysc����}revsyscsyss&' �3 � X�fck+ v�keypad@0ti,omap4-keypad�� ]x}mpu���f?�* !"�@�%-./kA�4:,N0;B�9<s�&i#$=Cr2j1��g����>�`l�target-module@e000ti,sysc-omap4ti,sysc��� }revsysc�+ v�pinmux@40 ti,omap4-padconfpinctrl-single�@8+ 2:�pinmux_twl6030_wkup_pinsWvsegment@20000simple-pm-bus+�v``��  00@@PPpp����target-module@0ti,sysc kdisabled+ vtarget-module@2000ti,sysc kdisabled+ v target-module@4000ti,sysc kdisabled+ v@target-module@6000ti,sysc kdisabled+0v`p �0�interconnect@4a000000ti,omap4-l4-cfgsimple-pm-bush4 �5�fck�JJJ }aplaia0+TvJJJJ J (J(0J0segment@0simple-pm-bus+�v 00@@PP``pp����@  00�� ��``pp�� @@PPtarget-module@2000ti,sysc-omap4ti,sysc�   }revsysc�+ v scm@0ti,omap4-scm-coresimple-bus�+ vscm_conf@0syscon�+�control-phy@300ti,control-phy-usb2�}powerfcontrol-phy@33cti,control-phy-otghs�<}otghs_controletarget-module@4000ti,sysc-omap4ti,sysc�@}rev+ v@cm1@0ti,omap4-cm1simple-bus� + v clocks+extalt_clkin_ck� fixed-clock�extalt_clkin_ckr�D�pad_clks_src_ck� fixed-clock�pad_clks_src_ckr�6pad_clks_ck@108�ti,gate-clock �pad_clks_ck�6��pad_slimbus_core_clks_ck� fixed-clock�pad_slimbus_core_clks_ckr�secure_32k_clk_src_ck� fixed-clock�secure_32k_clk_src_ckr�slimbus_src_clk� fixed-clock�slimbus_src_clkr�7slimbus_clk@108�ti,gate-clock �slimbus_clk�7� �sys_32k_ck� fixed-clock �sys_32k_ckr�virt_12000000_ck� fixed-clock�virt_12000000_ckr� virt_13000000_ck� fixed-clock�virt_13000000_ckr�]@ virt_16800000_ck� fixed-clock�virt_16800000_ckrYvirt_19200000_ck� fixed-clock�virt_19200000_ckr$�virt_26000000_ck� fixed-clock�virt_26000000_ckr���virt_27000000_ck� fixed-clock�virt_27000000_ckr���virt_38400000_ck� fixed-clock�virt_38400000_ckrI�tie_low_clock_ck� fixed-clock�tie_low_clock_ckrutmi_phy_clkout_ck� fixed-clock�utmi_phy_clkout_ckr��xclk60mhsp1_ck� fixed-clock�xclk60mhsp1_ckr��`xclk60mhsp2_ck� fixed-clock�xclk60mhsp2_ckr��axclk60motg_ck� fixed-clock�xclk60motg_ckr��dpll_abe_ck@1e0�ti,omap4-dpll-m4xen-clock �dpll_abe_ck�89�����:dpll_abe_x2_ck@1f0�ti,omap4-dpll-x2-clock�dpll_abe_x2_ck�:��;dpll_abe_m2x2_ck@1f0�ti,divider-clock�dpll_abe_m2x2_ck�;������<abe_24m_fclk�fixed-factor-clock �abe_24m_fclk�<��abe_clk@108�ti,divider-clock�abe_clk�<���dpll_abe_m3x2_ck@1f4�ti,divider-clock�dpll_abe_m3x2_ck�;������=core_hsd_byp_clk_mux_ck@12c� ti,mux-clock�core_hsd_byp_clk_mux_ck�=��,>dpll_core_ck@120�ti,omap4-dpll-core-clock �dpll_core_ck�>� $,(?dpll_core_x2_ck�ti,omap4-dpll-x2-clock�dpll_core_x2_ck�?@dpll_core_m6x2_ck@140�ti,divider-clock�dpll_core_m6x2_ck�@���@��dpll_core_m2_ck@130�ti,divider-clock�dpll_core_m2_ck�?���0��Addrphy_ck�fixed-factor-clock �ddrphy_ck�A��dpll_core_m5x2_ck@13c�ti,divider-clock�dpll_core_m5x2_ck�@���<��Bdiv_core_ck@100�ti,divider-clock �div_core_ck�B��Mdiv_iva_hs_clk@1dc�ti,divider-clock�div_iva_hs_clk�B����Fdiv_mpu_hs_clk@19c�ti,divider-clock�div_mpu_hs_clk�B����Ldpll_core_m4x2_ck@138�ti,divider-clock�dpll_core_m4x2_ck�@���8��Cdll_clk_div_ck�fixed-factor-clock�dll_clk_div_ck�C��dpll_abe_m2_ck@1f0�ti,divider-clock�dpll_abe_m2_ck�:����Pdpll_core_m3x2_gate_ck@134� ti,composite-no-wait-gate-clock�dpll_core_m3x2_gate_ck�@��4Ddpll_core_m3x2_div_ck@134�ti,composite-divider-clock�dpll_core_m3x2_div_ck�@��4�Edpll_core_m3x2_ck�ti,composite-clock�dpll_core_m3x2_ck�DEdpll_core_m7x2_ck@144�ti,divider-clock�dpll_core_m7x2_ck�@���D��iva_hsd_byp_clk_mux_ck@1ac� ti,mux-clock�iva_hsd_byp_clk_mux_ck�F���Gdpll_iva_ck@1a0�ti,omap4-dpll-clock �dpll_iva_ck�G������H�7��Hdpll_iva_x2_ck�ti,omap4-dpll-x2-clock�dpll_iva_x2_ck�HIdpll_iva_m4x2_ck@1b8�ti,divider-clock�dpll_iva_m4x2_ck�I�������J��~Jdpll_iva_m5x2_ck@1bc�ti,divider-clock�dpll_iva_m5x2_ck�I�������K��] Kdpll_mpu_ck@160�ti,omap4-dpll-clock �dpll_mpu_ck�L�`dlhdpll_mpu_m2_ck@170�ti,divider-clock�dpll_mpu_m2_ck����p��per_hs_clk_div_ck�fixed-factor-clock�per_hs_clk_div_ck�=��Qusb_hs_clk_div_ck�fixed-factor-clock�usb_hs_clk_div_ck�=��Wl3_div_ck@100�ti,divider-clock �l3_div_ck�M���Nl4_div_ck@100�ti,divider-clock �l4_div_ck�N���lp_clk_div_ck�fixed-factor-clock�lp_clk_div_ck�<��mpu_periphclk�fixed-factor-clock�mpu_periphclk���ocp_abe_iclk@528�ti,divider-clock �ocp_abe_iclk �O��(�per_abe_24m_fclk�fixed-factor-clock�per_abe_24m_fclk�P��dummy_ck� fixed-clock �dummy_ckrclockdomainsmpuss_cm@300 ti,omap4-cm �mpuss_cm�+ vclk@20 ti,clkctrl�mpuss_clkctrl� ��tesla_cm@400 ti,omap4-cm �tesla_cm�+ vclk@20 ti,clkctrl�tesla_clkctrl� �babe_cm@500 ti,omap4-cm�abe_cm�+ vclk@20 ti,clkctrl �abe_clkctrl� l�Otarget-module@8000ti,sysc-omap4ti,sysc��}rev+ v� cm2@0ti,omap4-cm2simple-bus� + v clocks+per_hsd_byp_clk_mux_ck@14c� ti,mux-clock�per_hsd_byp_clk_mux_ck�Q��LRdpll_per_ck@140�ti,omap4-dpll-clock �dpll_per_ck�R�@DLHSdpll_per_m2_ck@150�ti,divider-clock�dpll_per_m2_ck�S��P�[dpll_per_x2_ck@150�ti,omap4-dpll-x2-clock�dpll_per_x2_ck�S�PTdpll_per_m2x2_ck@150�ti,divider-clock�dpll_per_m2x2_ck�T���P��Zdpll_per_m3x2_gate_ck@154� ti,composite-no-wait-gate-clock�dpll_per_m3x2_gate_ck�T��TUdpll_per_m3x2_div_ck@154�ti,composite-divider-clock�dpll_per_m3x2_div_ck�T��T�Vdpll_per_m3x2_ck�ti,composite-clock�dpll_per_m3x2_ck�UVdpll_per_m4x2_ck@158�ti,divider-clock�dpll_per_m4x2_ck�T���X��dpll_per_m5x2_ck@15c�ti,divider-clock�dpll_per_m5x2_ck�T���\��dpll_per_m6x2_ck@160�ti,divider-clock�dpll_per_m6x2_ck�T���`��Ydpll_per_m7x2_ck@164�ti,divider-clock�dpll_per_m7x2_ck�T���d���dpll_usb_ck@180�ti,omap4-dpll-j-type-clock �dpll_usb_ck�W�����Xdpll_usb_clkdcoldo_ck@1b4�ti,fixed-factor-clock�dpll_usb_clkdcoldo_ck�X������dpll_usb_m2_ck@190�ti,divider-clock�dpll_usb_m2_ck�X������\ducati_clk_mux_ck@100� ti,mux-clock�ducati_clk_mux_ck�MY�func_12m_fclk�fixed-factor-clock�func_12m_fclk�Z��func_24m_clk�fixed-factor-clock �func_24m_clk�[��func_24mc_fclk�fixed-factor-clock�func_24mc_fclk�Z��func_48m_fclk@108�ti,divider-clock�func_48m_fclk�Z��func_48mc_fclk�fixed-factor-clock�func_48mc_fclk�Z��func_64m_fclk@108�ti,divider-clock�func_64m_fclk���func_96m_fclk@108�ti,divider-clock�func_96m_fclk�Z��init_60m_fclk@104�ti,divider-clock�init_60m_fclk�\��_per_abe_nc_fclk@108�ti,divider-clock�per_abe_nc_fclk�P��usb_phy_cm_clk32k@640�ti,gate-clock�usb_phy_cm_clk32k���@gclockdomainsl3_init_clkdmti,clockdomain�l3_init_clkdm�Xl4_ao_cm@600 ti,omap4-cm �l4_ao_cm�+ vclk@20 ti,clkctrl�l4_ao_clkctrl� �il3_1_cm@700 ti,omap4-cm�l3_1_cm�+ vclk@20 ti,clkctrl �l3_1_clkctrl� �l3_2_cm@800 ti,omap4-cm�l3_2_cm�+ vclk@20 ti,clkctrl �l3_2_clkctrl� �ducati_cm@900 ti,omap4-cm �ducati_cm� + v clk@20 ti,clkctrl�ducati_clkctrl� ��l3_dma_cm@a00 ti,omap4-cm �l3_dma_cm� + v clk@20 ti,clkctrl�l3_dma_clkctrl� �]l3_emif_cm@b00 ti,omap4-cm �l3_emif_cm� + v clk@20 ti,clkctrl�l3_emif_clkctrl� ��d2d_cm@c00 ti,omap4-cm�d2d_cm� + v clk@20 ti,clkctrl �d2d_clkctrl� �hl4_cfg_cm@d00 ti,omap4-cm �l4_cfg_cm� + v clk@20 ti,clkctrl�l4_cfg_clkctrl� �5l3_instr_cm@e00 ti,omap4-cm �l3_instr_cm�+ vclk@20 ti,clkctrl�l3_instr_clkctrl� $� ivahd_cm@f00 ti,omap4-cm �ivahd_cm�+ vclk@20 ti,clkctrl�ivahd_clkctrl� ��iss_cm@1000 ti,omap4-cm�iss_cm�+ vclk@20 ti,clkctrl �iss_clkctrl� �ml3_dss_cm@1100 ti,omap4-cm �l3_dss_cm�+ vclk@20 ti,clkctrl�l3_dss_clkctrl� ��l3_gfx_cm@1200 ti,omap4-cm �l3_gfx_cm�+ vclk@20 ti,clkctrl�l3_gfx_clkctrl� ��l3_init_cm@1300 ti,omap4-cm �l3_init_cm�+ vclk@20 ti,clkctrl�l3_init_clkctrl� ��^clock@1400 ti,omap4-cm �l4_per_cm�+ vclock@20 ti,clkctrl�l4_per_clkctrl� D�nclock@1a0 ti,clkctrl�l4_secure_clkctrl��<�~target-module@56000ti,sysc-omap2ti,sysc�``,`(}revsyscsyss&# � �3 �]�fck+ v`dma-controller@0ti,omap4430-sdmati,omap-sdma�0]  � target-module@58000ti,sysc-omap2ti,sysc����}revsyscsyss&#��3 �^�fck+ v�Phsi@0 ti,omap4-hsi�@P}sysgdd �^�hsi_fck ]G$gdd_mpu+ v@hsi-port@2000ti,omap4-hsi-port� (}txrx ]Chsi-port@3000ti,omap4-hsi-port�08}txrx ]Dtarget-module@5e000ti,sysc kdisabled+ v� target-module@62000ti,sysc-omap2ti,sysc�   }revsyscsyss& � �^H�fck+ v usbhstll@0 ti,usbhs-tll� ]Ntarget-module@64000ti,sysc-omap4ti,sysc�@@@}revsyscsyss&�� �^8�fck+ v@usbhshost@0ti,usbhs-host�+ v �_`a3�refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2ohci@800ti,ohci-omap3� ]L4ehci@c00 ti,ehci-omap�  ]Mtarget-module@66000ti,sysc-omap2ti,sysc�```}revsyscsyss& � �b�fckhcLcSrstctrl+ v`mmu@0ti,omap4-iommu� ]_�segment@80000simple-pm-bus+v� �� �� �� �� �� �@@PP``pp` `p p� �� �� �� �� �� �� �� �target-module@29000ti,sysc kdisabled+ v�target-module@2b000ti,sysc-omap2ti,sysc����}revsyscsyss& ��3 �^@�fck+ v�usb_otg_hs@0ti,omap4-musb��]\]$mcdmaldtd yusb2-phy��� �e���2target-module@2d000ti,sysc-omap2ti,sysc����}revsyscsyss& �3 �^��fck+ v�ocp2scp@0ti,omap-ocp2scp�+ vusb2phy@80 ti,omap-usb2��X�f�g�wkupclk�dtarget-module@36000ti,sysc-omap2ti,sysc�```}revsyscsyss&�3 �h�fck+ v`target-module@4d000ti,sysc-omap2ti,sysc����}revsyscsyss&�3 �h�fck+ v�target-module@59000ti,sysc-omap4-srti,sysc��8}sysc&� �i�fck+ v�smartreflex@0ti,omap4-smartreflex-mpu�� ]target-module@5b000ti,sysc-omap4-srti,sysc��8}sysc&� �i�fck+ v�smartreflex@0ti,omap4-smartreflex-iva�� ]ftarget-module@5d000ti,sysc-omap4-srti,sysc��8}sysc&� �i�fck+ v�smartreflex@0ti,omap4-smartreflex-core�� ]target-module@60000ti,sysc kdisabled+ vtarget-module@74000ti,sysc-omap4ti,sysc�@@ }revsysc& � �5�fck+ v@mailbox@0ti,omap4-mailbox� ]����mbox-ipu   �mbox-dsp   �target-module@76000ti,sysc-omap2ti,sysc�```}revsyscsyss& �3 �5�fck+ v`spinlock@0ti,omap4-hwspinlock�segment@100000simple-pm-bus+`v  00��������target-module@0ti,sysc-omap4ti,sysc� }revsysc�+ vpinmux@40 ti,omap4-padconfpinctrl-single�@�+ 2:�$default2jkopinmux_mcpdm_pins(W������pinmux_uart2_pins W����rpinmux_uart3_pins Wppinmux_uart4_pinsWspinmux_twl6040_pinsW�`xpinmux_dmic_pins W�����pinmux_mcbsp1_pins W�����pinmux_mcbsp2_pins W�����pinmux_mcspi1_pins W�����pinmux_dss_hdmi_pinsWZ\^jpinmux_tpd12s015_pinsW"HX kpinmux_i2c1_pinsW��tpinmux_i2c2_pinsW��}pinmux_i2c3_pinsW��qpinmux_i2c4_pinsW���pinmux_wl12xx_gpioW<�pinmux_wl12xx_pins8W:  �pinmux_enet_enable_gpioW0 �pinmux_ks8851_pinsW��pinmux_twl6030_pinsW^Auomap4_padconf_global@5a0sysconsimple-bus��p+ v�plpbias_regulator@60ti,pbias-omap4ti,pbias-omap�`<lpbias_mmc_omap4Cpbias_mmc_omap4Rw@j-���target-module@2000ti,sysc kdisabled+ v target-module@8000ti,sysc kdisabled+ v�target-module@a000ti,sysc-omap4ti,sysc��� }revsysc& � �� �m�fck+ v�segment@180000simple-pm-bus+segment@200000simple-pm-bus+hv�!��!�� �� �@ @P P` `p p ! 0!0� �� �!!`!`p!p@!@P!P�!��!�""`"`p"p�"��"��"��"��!��!�target-module@4000ti,sysc kdisabled+ v@target-module@6000ti,sysc kdisabled+ v`target-module@a000ti,sysc kdisabled+ v�target-module@c000ti,sysc kdisabled+ v�target-module@10000ti,sysc kdisabled+ vtarget-module@12000ti,sysc kdisabled+ v target-module@14000ti,sysc kdisabled+ v@target-module@16000ti,sysc kdisabled+ v`target-module@18000ti,sysc kdisabled+ v�target-module@1c000ti,sysc kdisabled+ v�target-module@1e000ti,sysc kdisabled+ v�target-module@20000ti,sysc kdisabled+ vtarget-module@26000ti,sysc kdisabled+ v`target-module@28000ti,sysc kdisabled+ v�target-module@2a000ti,sysc kdisabled+ v�segment@280000simple-pm-bus+segment@300000simple-pm-bus+�v042@@2@ `2`p2p�2��2�3�2� �2�@target-module@0ti,sysc kdisabled+xv@@@ ``pp������ ��@interconnect@48000000ti,omap4-l4-persimple-pm-bush �n��fck0�HHHHHH}aplaia0ia1ia2ia3+vH H segment@0simple-pm-bus+�v  00@@PP``pp����PP``pp��������������������������  00 ` ` p p``pp����``pp����    � � � � � � � � � � � � � � � �  @ @ ` ` � �@ � � � � � �  0 0 @ @ P P � � � � � � � �    P P ` `  0 0 P Ptarget-module@20000ti,sysc-omap2ti,sysc�PTX}revsyscsyss&�3 �n0�fck+ vserial@0ti,omap4-uart� ]Jr�l�Jo$default2ptarget-module@32000ti,sysc-omap2-timerti,sysc�   }revsyscsyss&' �3 �n�fck+ v timer@0ti,omap3430-timer���n�fcktimer_sys_ck ]&target-module@34000ti,sysc-omap4-timerti,sysc�@@ }revsysc&� �n �fck+ v@timer@0ti,omap4430-timer���n �fcktimer_sys_ck ]'target-module@36000ti,sysc-omap4-timerti,sysc�`` }revsysc&� �n(�fck+ v`timer@0ti,omap4430-timer���n(�fcktimer_sys_ck ](target-module@3e000ti,sysc-omap4-timerti,sysc��� }revsysc&� �n0�fck+ v�timer@0ti,omap4430-timer���n0�fcktimer_sys_ck ]-�target-module@40000ti,sysc kdisabled+ vtarget-module@55000ti,sysc-omap2ti,sysc�PPQ}revsyscsyss&�3�n@n@ �fckdbclk+ vPgpio@0ti,omap4-gpio� ]Rb2�target-module@57000ti,sysc-omap2ti,sysc�ppq}revsyscsyss&�3�nHnH �fckdbclk+ vpgpio@0ti,omap4-gpio� ]Rb2�target-module@59000ti,sysc-omap2ti,sysc����}revsyscsyss&�3�nPnP �fckdbclk+ v�gpio@0ti,omap4-gpio� ] Rb2ytarget-module@5b000ti,sysc-omap2ti,sysc����}revsyscsyss&�3�nXnX �fckdbclk+ v�gpio@0ti,omap4-gpio� ]!Rb2�target-module@5d000ti,sysc-omap2ti,sysc����}revsyscsyss&�3�n`n` �fckdbclk+ v�gpio@0ti,omap4-gpio� ]"Rb2�target-module@60000ti,sysc-omap2ti,sysc��}revsyscsyss&�3 �n��fck+ vi2c@0 ti,omap4-i2c� ]=+$default2qr�tmp105@48 ti,tmp105�Hbh1780@29 rohm,bh1780�)target-module@6a000ti,sysc-omap2ti,sysc��P�T�X}revsyscsyss&�3 �n �fck+ v�serial@0ti,omap4-uart� ]Hr�ltarget-module@6c000ti,sysc-omap2ti,sysc��P�T�X}revsyscsyss&�3 �n(�fck+ v�serial@0ti,omap4-uart� ]Ir�l�Io�$default2rtarget-module@6e000ti,sysc-omap2ti,sysc��P�T�X}revsyscsyss&�3 �n8�fck+ v�serial@0ti,omap4-uart� ]Fr�l�Fo$default2starget-module@70000ti,sysc-omap2ti,sysc��}revsyscsyss&�3 �n��fck+ vi2c@0 ti,omap4-i2c� ]8+$default2tr�twl@48�H ] ti,twl60302$default2uvrtcti,twl4030-rtc] regulator-vaux1ti,twl6030-vaux1RB@j-���regulator-vaux2ti,twl6030-vaux2RO�j*��regulator-vaux3ti,twl6030-vaux3RB@j-��regulator-vmmcti,twl6030-vmmcRO�j-���regulator-vppti,twl6030-vppRw@j&%�regulator-vusimti,twl6030-vusimRO�j,@ regulator-vdacti,twl6030-vdac�regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxio��regulator-vusbti,twl6030-vusbwregulator-v1v8ti,twl6030-v1v8�zregulator-v2v1ti,twl6030-v2v1�{usb-comparatorti,twl6030-usb] �wpwmti,twl6030-pwm��pwmledti,twl6030-pwmled��gpadcti,twl6030-gpadc]�twl@4b ti,twl6040��K$default2x ]w �yz {+|:|�vibraIXg x target-module@72000ti,sysc-omap2ti,sysc�   �}revsyscsyss&�3 �n��fck+ v i2c@0 ti,omap4-i2c� ]9+$default2}r�target-module@76000ti,sysc-omap4ti,sysc�`` }revsysc&� �n�fck+ v`target-module@78000ti,sysc-omap2ti,sysc����}revsyscsyss& �3 �n8�fck+ v�elm@0ti,am3352-elm�  ] kdisabledtarget-module@86000ti,sysc-omap2-timerti,sysc�```}revsyscsyss&' �3 �n�fck+ v`timer@0ti,omap3430-timer���n�fcktimer_sys_ck ].�target-module@88000ti,sysc-omap4-timerti,sysc��� }revsysc&� �n�fck+ v�timer@0ti,omap4430-timer���n�fcktimer_sys_ck ]/�target-module@90000ti,sysc-omap2ti,sysc� � � }revsysc&� �~ �fck+ v rng@0 ti,omap4-rng�  ]4target-module@96000ti,sysc-omap2ti,sysc� `�}sysc& � �n��fck+ v `mcbsp@0ti,omap4-mcbsp��}mpu ]$common��� �txrx kdisabledtarget-module@98000ti,sysc-omap4ti,sysc� � � }revsysc&� �n��fck+ v �spi@0ti,omap4-mcspi� ]A+�@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3$default2�eth@0$default2�ks8851�n6� �]�� �� target-module@9a000ti,sysc-omap4ti,sysc� � � }revsysc&� �n��fck+ v �spi@0ti,omap4-mcspi� ]B+� �+,-.�tx0rx0tx1rx1target-module@9c000ti,sysc-omap4ti,sysc� � � }revsysc&�� �^�fck+ v �mmc@0ti,omap4-hsmmc� ]S���=>�txrx��target-module@9e000ti,sysc kdisabled+ v �target-module@a2000ti,sysc kdisabled+ v target-module@a4000ti,sysc kdisabled+v @ Ptarget-module@a5000ti,sysc-omap2ti,sysc� P0 P4 P8}revsyscsyss&�3 �~�fck+ v Pdes@0 ti,omap4-des�� ]R�ut�txrxtarget-module@a8000ti,sysc kdisabled+ v �@target-module@ad000ti,sysc-omap4ti,sysc� � � }revsysc&�� �n�fck+ v �mmc@0ti,omap4-hsmmc� ]^��MN�txrx kdisabledtarget-module@b0000ti,sysc kdisabled+ v target-module@b2000ti,sysc-omap2ti,sysc�   }revsyscsyss&3n �nh�fck+ v 1w@0 ti,omap3-1w� ]:target-module@b4000ti,sysc-omap4ti,sysc� @ @ }revsysc&�� �^�fck+ v @mmc@0ti,omap4-hsmmc� ]V��/0�txrx�%target-module@b8000ti,sysc-omap4ti,sysc� � � }revsysc&� �n��fck+ v �spi@0ti,omap4-mcspi� ][+���tx0rx0target-module@ba000ti,sysc-omap4ti,sysc� � � }revsysc&� �n��fck+ v �spi@0ti,omap4-mcspi� ]0+��FG�tx0rx0target-module@d1000ti,sysc-omap4ti,sysc�   }revsysc&�� �n�fck+ v mmc@0ti,omap4-hsmmc� ]`��9:�txrx kdisabledtarget-module@d5000ti,sysc-omap4ti,sysc� P P }revsysc&�� �n@�fck+ v Pmmc@0ti,omap4-hsmmc� ];��;<�txrx$default2��(6+wlcore@2 ti,wl1281� �]I���]���segment@200000simple-pm-bus+v55target-module@150000ti,sysc-omap2ti,sysc��}revsyscsyss&�3 �n��fck+ vi2c@0 ti,omap4-i2c� ]>+$default2�r�hmc5843@1ehoneywell,hmc5843�target-module@48210000ti,sysc-omap4-simpleti,sysch� ���fck+ vH!mpu ti,omap4-mpur�interconnect@40100000ti,omap4-l4-abesimple-pm-bus�@@}laaph�+v@IIsegment@0simple-pm-bus+0v  00@@PP``pp������������  00����������������      IIIII I I0I0I@I@IPIPI`I`IpIpI�I�I�I�I�I�I�I�I�I�I�I�IIIII I I0I0I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�IIIII I I I I I I I III I target-module@22000ti,sysc-omap2ti,sysc� �}sysc& � �O(�fck+v I I mcbsp@0ti,omap4-mcbsp��I �}mpudma ]$common���!"�txrxkokay$default2�target-module@24000ti,sysc-omap2ti,sysc�@�}sysc& � �O0�fck+v@I@I@mcbsp@0ti,omap4-mcbsp��I@�}mpudma ]$common����txrxkokay$default2�target-module@26000ti,sysc-omap2ti,sysc�`�}sysc& � �O8�fck+v`I`I`mcbsp@0ti,omap4-mcbsp��I`�}mpudma ]$common����txrx kdisabledtarget-module@28000ti,sysc-mcaspti,sysc��� }revsysc � �O �fck+0v�I�I� �I�I�mcasp@0ti,omap4-mcasp-audio� I�}mpudat ]m$tx��tx �O �fckw kdisabledtarget-module@2e000ti,sysc-omap4ti,sysc��� }revsysc&� �O�fck+v�I�I�dmic@0ti,omap4-dmic�I�}mpudma ]r�C�up_linkkokay$default2��target-module@30000ti,sysc-omap2ti,sysc�}revsyscsyss&"�3 �Oh�fck+vIIwdt@0ti,omap4-wdtti,omap3-wdt�� ]Ptarget-module@32000ti,sysc-omap4ti,sysc�   }revsysc&� �O�fck+v I I kokay$default2�mcpdm@0ti,omap4-mcpdm�I }mpudma ]p�AB�up_linkdn_link���pdmclk�target-module@38000ti,sysc-omap4-timerti,sysc��� }revsysc&� �OH�fck+v�I�I�timer@0ti,omap4430-timer��I���OH��fcktimer_sys_ck ])�target-module@3a000ti,sysc-omap4-timerti,sysc��� }revsysc&� �OP�fck+v�I�I�timer@0ti,omap4430-timer��I���OP��fcktimer_sys_ck ]*�target-module@3c000ti,sysc-omap4-timerti,sysc��� }revsysc&� �OX�fck+v�I�I�timer@0ti,omap4430-timer��I���OX��fcktimer_sys_ck ]+�target-module@3e000ti,sysc-omap4-timerti,sysc��� }revsysc&� �O`�fck+v�I�I�timer@0ti,omap4430-timer��I���O`��fcktimer_sys_ck ],��target-module@80000ti,sysc kdisabled+vIItarget-module@a0000ti,sysc kdisabled+v I I target-module@c0000ti,sysc kdisabled+v I I target-module@f1000ti,sysc-omap4ti,sysc� }revsysc� � �O�fck+vIItarget-module@50000000ti,sysc-omap2ti,sysc�PPP}revsyscsyss �3� ��fck+vPP@gpmc@50000000ti,omap4430-gpmc�P+ ]��rxtx���N�fck2Rbtarget-module@52000000ti,sysc-omap4ti,sysc�RR }revsysc&���h� �m�fck+ vRtarget-module@54000000ti,sysc-omap4-simpleti,sysch� ��fck+ vTpmuarm,cortex-a9-pmutarget-module@55082000ti,sysc-omap2ti,sysc�U U U }revsyscsyss �& ���fckL4Srstctrl vU +mmu@0ti,omap4-iommu� ]d_��target-module@4012c000ti,sysc-omap4ti,sysc�@�@� }revsysc&� �O@�fck+v@�I�I�target-module@4e000000ti,sysc-omap2ti,sysc�NN }revsysc � vN+dmm@0 ti,omap4-dmm� ]qtarget-module@4c000000ti,sysc-omap4-simpleti,sysc�L}rev ���fck�+ vLemif@0 ti,emif-4d� ]n���&/�target-module@4d000000ti,sysc-omap4-simpleti,sysc�M}rev ���fck�+ vMemif@0 ti,emif-4d� ]o���&/�dsp ti,omap4-dsp =�H�Lc �bOomap4-dsp-fw.xe64T]�� kdisabledipu@55020000 ti,omap4-ipu�U}l2ramH�L44 ��Oomap4-ipu-fw.xem3]�� kdisabledtarget-module@4b501000ti,sysc-omap2ti,sysc�KP�KP�KP�}revsyscsyss&�3 �~�fck+ vKPaes@0 ti,omap4-aes�� ]U�on�txrxtarget-module@4b701000ti,sysc-omap2ti,sysc�Kp�Kp�Kp�}revsyscsyss&�3 �~�fck+ vKpaes@0 ti,omap4-aes�� ]@�rq�txrxtarget-module@4b100000ti,sysc-omap3-shamti,sysc�KKK}revsyscsyss& �3 �~(�fck+ vKsham@0ti,omap4-sham� ]3�w�rxregulator-abb-mpu ti,abb-v2Cabb_mpu+d��}2�kokay�J0{�J0`}base-addressint-addressx���O���1�regulator-abb-iva ti,abb-v2Cabb_iva+d��}2� kdisabled�J0{�J0`}base-addressint-addresstarget-module@56000000ti,sysc-omap4ti,sysc�V�V� }revsysc��h� ���fck+ vV����O���target-module@58000000ti,sysc-omap2ti,sysc�XX }revsyss3h�0��� � � �fckhdmi_clksys_clktv_clk+ vXdss@0 ti,omap4-dss��kokay ���fck+ vtarget-module@1000ti,sysc-omap2ti,sysc�}revsyscsyss � �&3���  �fcksys_clk+ vdispc@0ti,omap4-dispc� ] ���fcktarget-module@2000ti,sysc-omap2ti,sysc�   }revsyscsyss �&3���  �fcksys_clk+ v encoder@0� kdisabled��N�fckicktarget-module@3000ti,sysc-omap2ti,sysc�0}rev �� �sys_clk+ v0encoder@0ti,omap4-venc� kdisabled �� �fcktarget-module@4000ti,sysc-omap2ti,sysc�@@@}revsyscsyss �&3+ v@encoder@0 ti,omap4-dsi�@ }protophypll ]5kokay���  �fcksys_clk+��portendpoint����panel@0tpo,taalpanel-dsi-cm��lcd0 �yportendpoint���target-module@5000ti,sysc-omap2ti,sysc�PPP}revsyscsyss �&3+ vPencoder@0 ti,omap4-dsi�@ }protophypll ]Tkokay���  �fcksys_clk+��portendpoint����panel@0tpo,taalpanel-dsi-cm��lcd1 �yportendpoint���target-module@6000ti,sysc-omap4ti,sysc�`` }revsysc�&�� � �fckdss_clk+ v` encoder@0ti,omap4-hdmi �}wppllphycore ]ekokay�� �  �fcksys_clk�L �audio_tx��portendpoint���target-module@5a000000ti,sysc-omap4ti,sysc�Z�Z� }revsysc � �h�L�Srstctrl ���fck+vZZ[[iva ti,ivahdbandgap@4a002260�J"`J#,ti,omap4430-bandgap ����thermal-zonescpu_thermal���� � N tripscpu_alert )�� 5��passive�cpu_crit )�H 5� �criticalcooling-mapsmap0 @� E���������lpddr2#elpida,ECB240ABACNjedec,lpddr2-s4 T \  e s � � � � � � � � ��lpddr2-timings@0jedec,lpddr2-timings ���� ׄ R FP :� � "' 'L ,L 0L 5:� <| G�P L_� R~@ XB@ `p lplpddr2-timings@1jedec,lpddr2-timings ����  �� R FP :� � "' '' ,L 0L 5:� <| G�P L_� R~@ XB@ `p lpmemory@80000000�memoryЀ@fixedregulator-vdd-eth$default2�regulator-fixedCVDD_ETHR2Z�j2Z� ��  �a��fixedregulator-vbatregulator-fixedCVBATR98pj98p |led-controller-1 gpio-ledsled-1�omap4:green:debug0 ��led-2�omap4:green:debug1 ��led-3�omap4:green:debug2 ��led-4�omap4:green:debug3 ��led-5�omap4:green:debug4 ��led-6�omap4:blue:user �� led-7�omap4:red:user �� led-8�omap4:green:user �� led-controller-2 pwm-ledsled-9�omap4::keypad ��w5� �led-10�omap4:green:chrg ��w5� ��backlightpwm-backlight ��w5�8 � (2<FPZdnx � soundti,abe-twl6040 �SDP4430 � �I� � � �{ %Headset StereophoneHSOLHeadset StereophoneHSOREarphone SpkEPExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRVibratorVIBRALVibratorVIBRARHSMICHeadset MicHeadset MicHeadset Mic BiasMAINMICMain Handset MicMain Handset MicMain Mic BiasSUBMICSub Handset MicSub Handset MicMain Mic BiasAFMLLine InAFMRLine InDMicDigital MicDigital MicDigital Mic1 Biaswl12xx_vmmc$default2�regulator-fixedCvwl1271Rw@jw@ �� �p�encoder ti,tpd12s015$��� �ports+port@0�endpoint���port@1�endpoint���connectorhdmi-connector�hdmi�cportendpoint��� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3mmc0mmc1mmc2mmc3mmc4serial0serial1serial2serial3rproc0rproc1display0display1display2device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-points#cooling-cellsphandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptspower-domainsrangesreg-namesti,sysc-sidle#clock-cellsclock-output-namesti,index-starts-at-oneti,bit-shiftclock-multclock-divti,max-divti,dividers#power-domain-cells#reset-cellsti,sysc-maskti,syss-maskti,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentskeypad,num-rowskeypad,num-columnslinux,keymaplinux,input-no-autorepeat#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsstatusclock-frequencyti,autoidle-shiftti,invert-autoidle-bitti,index-power-of-twoassigned-clock-ratesti,clock-divti,clock-multti,sysc-midle#dma-cellsdma-channelsdma-requestsinterrupt-namesremote-wakeup-connectedresetsreset-names#iommu-cellsusb-phyphysphy-namesmultipointnum-epsram-bitsctrl-moduleinterface-typemodepower#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rx#hwlock-cellspinctrl-namespinctrl-0sysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,sysc-delay-usinterrupts-extendedti,timer-pwmregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highvddvibl-supplyvddvibr-supplyti,vibldrv-resti,vibrdrv-resti,viblmotor-resti,vibrmotor-resti,buffer-sizedmasdma-namesti,spi-num-csspi-max-frequencyvdd-supplyreset-gpiosti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthti,non-removablecap-power-off-cardref-clock-frequencytcxo-clock-frequencysramop-modeserial-dirti,timer-dspti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsti,iommu-bus-err-backphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handleti,bootregiommusfirmware-namemboxesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_inforemote-endpointlaneslabelvdda-supply#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedregulator-boot-onstartup-delay-uspwmsmax-brightnessbrightness-levelsdefault-brightness-levelti,modelti,jack-detectionti,mclk-freqti,mcpdmti,dmicti,twl6040ti,audio-routing